

<b>OHIO SCIENTIFIC</b> product name/number CPU MID DSL MODEL 505		status	sheet 1 of 4
		revision B	page 2
date	20 AUG 1979		

NOTE - ALL AT&T'S HAVE FMS 1115 GROUNDING

ADD FOR 8" FLOPPY

ADD FOR 5 1/4" FLOPPY









## Signal Names Used on 505 Board

<u>Signal Name</u>	<u>Description</u>
A0-A15	Address lines 0 through 15
$\overline{A4}$	Inverted address bit 4 from BUS (low true)
#BAUD	All baud rates shown will be the actual values output from the ACIA in the + 16 mode (actual signal (HZ) = 16 X #BAUD shown.) (ex. 1200 baud line = 19.2 KHz)
BD0-BD7	Buffered data lines 0 through 7 on the BUS.
BRG	Baud rate input to ACIA (ULD)
CLKIN	Input for CPU clock circuit. The CPU (6502) will run at 1/2 or 1/4 of the frequency connected to "CLKIN" dependent on state of WAIT signal.
$\overline{CLR}$	Clear real time clock divider (Address = C020) (low true)
CNT	Input signal for real time clock
CSFL	Chip select to floppy interface (Address = C0XX)
$\overline{CSP}$	Chip select (Address F7XX) for user PIA (low true)
$\overline{CSS}$	Chip select (Address FCXX) for printer (low true)
DD	Data direction
$\overline{DD}$	Not data direction. To be used only when the 505 board is being used only as an I/O board
D0-D7	Data lines 0 through 7
I02VMA	Buffered internal 02VMA signal
$\overline{IRQ}$	Interrupt request (low true)
IRW	Buffered internal Read/Write signal
#MHZ	Actual frequency of the signal
$\overline{NMI}$	Non-maskable interrupt (low true)
02VMA	02
RES	Reset for CPU and PIA's (low true)
R/W	Read/Write signal on the BUS
TXCLK	Transmit clock for floppy interface
UCA2	CA2 pin on user PIA, U3F, (6820) (Address - F700). This signal is used to force WAIT state in "GT" machines. Low enables "GT" speed.
V-	Negative DC voltage from DC to DC converter
V+	Positive DC voltage from DC to DC converter
$\overline{WAIT}$	Wait for BUS line. A low signal enables slow speed.
125KHZ	125 KHZ from real time clock divider. Used for mini-floppy.







FRONT VIEW OF S05 REV B BOARD




REAR VIEW OF S05 REV B BOARD



FRONT VIEW OF SDS BOARD  
DETAIL A




REAR VIEW OF SDS BOARD  
DETAIL A-1




FRONT VIEW  
DETAIL B

2716 E ROM MODIFICATIONS



REAR VIEW  
DETAIL B-1



SERIAL SYSTEM MODIFICATIONS  
REAR VIEW  
DETAIL C-1