

GENERAL

CORPORATION

General Robotics Corporation

RXV21 USER MANUAL

740-1028-E0

Revision Table

DATE	DESCRIPTION
MAY 82	
AUG 83	Manual Edit
OCT 83	Manual Corrections
MAR 84	Manual Reformat; Table 2.4-D, re: Qume Drive, Added
NOV 84	Revised and Corrected.
JAN 85	Additions and Corrections

NOTE: Date indicates current level of manual revision.

General Robotics Corporation 57 North Main Street Hartford, WI 53027

Toll Free - 800-742-5264 All Others- 414-673-6800

TABLE OF CONTENTS

1.	General Information	1
	1.1 Introduction	1
	1.2 Components	2
	1.3 Compatibility	2
	1.3.1 Logical Track Format	2
		4
	1.3.2 Sector Header Field	4
	1.3.3 Data Field	5
	1.3.4 Recording Scheme	5
	1.3.5 Double Frequency (FM)	
	1.3.6 DEC Modified MFM	6
	1.3.7 Cyclic Redundancy Check	7
	1.4 Specification	7
2.		8
~ •	110001101011011011011011011011011011011	
	2.1 Configuration	8
	2.1.1 Address Vector Selection	11
	Z.1.1 Address vector selection	11
	2.1.2 Device Interrupt Priority	
	2.1.3 Bootstrap	11
	2.1.4 Write Precompensation	12
	2.1.5 Write Current Control	12
	2.1.6 Drive and Side Selection	12
	2.2 Drive Configuration	13
	2.3 Cabling	18
		10
	2.5 Initial Operation and Checkout	20
2		22
3.	Functional Description	22
		2.2
	3.1 General	22
	3.2 Register Definitions	22
	3.2.2 RXVDB Data Buffer	24
	3.2.3 Extended Status Registers	29
	3.3 Command Protocol	31
	3.3.1 Fill Buffer	31
	3.3.2 Empty Buffer	32
	3.3.3 Write Sector	32
	3.3.4 Read Sector	33
	3.3.5 Set Media Density	34
	3.3.6 Read Status	35
		35
		3. 36
	3.3.8 Read Error Code	
4.	. Controller Operations	37
	4.1 General	37
	4.2 Bootstrapping the Controller	37
	4.1.1 Bootstrap Operation	37
	4.3 Format Operations	38
	4.4 Fill/Write Operations	40
	4.5 Read/Empty Operations	4
	4.6 Write Current Control	42
	440 HITE OUTLETT CONCIOT 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	7 (

RXV21 User's Manual

4.7	Write	Precompensation	/. 3
/ı Q	Dorras	e Foil Deservat	4.)
4.0	rowei	r Fail Protection	43
4.9	Opera	ation and Format Using RT11	1.1
	A 1		44
4.	9.1	Copying a DY Compatible Release Diskette	44
4.	9.2	Installing DY under RSX	, -
• •		installing by under RSA	45

GENERAL INFORMATION

The purpose of this manual is to provide the user adequate information to configure and operate the RXV21 floppy disk controller. The information provided should clarify the controller connection to any Shugart compatible drive and assist in the selection of associated interface options. Both register definition and command protocol are provided for reference and as an aid in development of user software. Operational procedures outline the use of the controller features as well as explaining operation in an RT11* software environment.

1.1 Introduction

The RXV21 is a dual density controller compatible with the DEC* RXO2* floppy disk system. Configured with any Shugart compatible drive, it is a direct replacement for the DEC RXV21 subsystem. The controller provides either single density encoding compatible with IBM 3740 equipment or double density encoding, providing 512K bytes of storage on a single diskette. When configured with two drives, each drive may operate at a different density.

All electronics are contained on one dual height module which plugs directly into any standard LSI-11* backplane and interfaces through a 50 conductor ribbon cable to any Shugart compatible drive. All controllers are 100% tested and ready for operation. The controller is configured for the standard device address 777170 (octal) and interrupt vector 264 (octal). The interrupt level is factory set to level four. Features include:

- Transparent firmware bootstrap automatically loads either single or Double density diskettes. double density diskettes.
- Formatting capability permits writing sector headers, checking the written headers, and writing the data fields in the user selected density.
- Jumpers allow user selection of both the alternate address and vector.
- Jumper selectable four-level device interrupt priority compatible with the LSI-11/23.
- Provides power fail protection for data integrity.
- Write current control signal for tracks greater than forty-three.
- Write precompensation for reduced error rates.
- Bus Loads: AC-3; DC-1
- *TM of Digital Equipment Corporation

1.2 Components

The controller is provided with the following components:

RXV21 Floppy Disk Controller Module RXV21 User's Manual

1.3 Compatibility

This section discusses the aspects of hardware, software and media compatibility with Digital Equipment's RX02 system. The information will aid the user in data interchange with foreign systems.

Hardware Compatibility

The controller is compatible with the LST-11, LST-11/2 and LST-11/23 family of processors. All circuity is contained on one dual height module that plugs directly into any standard LST-11 backplane. Alternate address selection and a four level device interrupt priority scheme provide the user added flexibility for expanded system configurations. Shugart compatible drive logic is interfaced through a 50 pin ribbon connector. The interface is compatible with both the Shugart model 800 and 850 series drives.

Software Compatibility

The RXV21 is completely compatible with RXV21 register definitions and command protocol. All DEC-supplied software designed to operate with the RX02 system will operate with the controller without modification. However, for RX03 usage the DEC supplied handler for RT11 (DY) has an error which does not allow automatic sensing of double side ready. The handler supplied by GRC has been corrected for this function.

Media Compatibility

The media used with the RXV21 is compatible with the IBM 3740 family of equipment. Either preformatted or blank soft sectored diskettes may be used with the controller.


1.3.1 Logical Track Format

The diskette surface is divided into 77 concentric tracks numbered 0 - 76. Each track consists of 26 sectors numbered 1 - 26. The track begins and ends at the index address mark. The track is formatted in such a way that this soft index is preceded by the leading edge of the physical index hole in the diskette. Following the physical index are 40 bytes of 'FF' data, 6 bytes of '0' data, and the index address mark indicating the beginning of the track. Following the index address mark is the post index gap consisting of 26 bytes of 'FF' data and 6 bytes of '0' data. The next field is the sector header for sector 1. Following the sector header is the ID gap consisting of 11 bytes of 'FF' data and 6 bytes of

RX-03

GRC handler for RX-03 '0' data. The next field is the data record for sector 1. Following the data field is the data gap consisting of 28 bytes of 'FF' data and 6 bytes of '0' data. This field leads to the next sector header. Following the 26th data record is the pre-index gap consisting of approximately 274 bytes of 'FF' data.

Each track is formatted in the above manner. Refer to Figure 1.1. The sector header field of each sector contains information describing both the sector and track number. All the above fields are recorded in FM except as noted in the following sections.



3

1.3.2 Sector Header Field

The header field consists of 7 bytes of information. Preceding the header is a field of 6 bytes of '0' data for synchronization. The header and this preamble are always recorded in FM.

- Byte 1, ID Address Mark A unique mark consisting of 1 byte of FE (hex) data with three missing clock transitions using a C7 (hex) clock pattern. This mark is decoded by the controller and indicates the start of the sector header.
- 2. Byte 2, Track Address This byte indicates the absolute (0 114 octal) track address. Each sector contains this track information to locate its position on one of the 77 tracks.
- 3. Byte 3, Zero
- 4. Byte 4, Sector Address This byte indicates the absolute (1-32 octal) sector address. Each sector contains this information to identify its position on the track.
- 5. Byte 5, Zero
- 6. Bytes 6 and 7, CRC This is the 16 bit cyclic redundancy character and is calculated for each header from the first 5 bytes of information, using the IBM 3740 polynomial. Refer to Cyclic Redundancy Check, Section 1.3.7.

1.3.3 Data Field

The data field consists of either 131 (decimal) or 259 (decimal) bytes of information depending upon the recording method. Preceding the data field is a field of 6 bytes of '0' data for synchronization.

The preamble and data address mark are always written in FM. The user data and CRC character are either written in FM or modified MFM depending upon the formatted diskette density.

Byte 1, Data Address Mark - A unique mark consisting of a data byte (see Table 1.1) with three missing clock transitions using a C7 (hex) clock pattern. This byte is always written in FM and is decoded by the controller to indicate the start of the data field, its recording method (FM vs. MFM), and if the field is a deleted data field.

ADDRESS MARK	INDICATED DENSITY	DATTA	CT OCT
MARK	DENSIII	DATA	CLOCK
INDEX	N/A	FC	C7
ID	N/A	FE	C7
DATA	FM	FB	C7
	MFM Modified	FD	C7
DELETED	FM	F8	C7
DATA	MFM Modified	Fo	C7

Table 1.1 Address Marks

- 2. Bytes 2 through 129 (FM) or bytes 2 through 257 (MFM modified) User data. This field is recorded in either FM or MFM modified. Depending upon the encoding scheme, either 128 or 256 bytes of information can be stored.
- 3. Bytes 130 through 131 or bytes 258 through 259, CRC This is the 16 bit cyclic redundancy character and is calculated for each data field from the first 129 or 257 bytes of information using the IBM 3740 polynomial. Refer to Cyclic Redundancy Check, Section 1.3.7. These bytes are recorded with the same encoding scheme as the data field.

1.3.4 Recording Scheme

Two recording schemes are used by the RXV21: Double frequency (FM) and DEC modified Miller code (MFM). FM is used for single density recording and is compatible with IBM 3740 or DEC RX01 media. DEC modified MFM is used for recording double dénsity and is only compatible with the DEC RX02 system.

1.3.5 Double Frequency (FM)

FM recording is charactierized by a flux transition at the beginning of each bit cell which is commonly termed a clock pulse or transition as shown in Figure 1.2. A logic 'l' is represented by a flux transition within the bit cell; a logic 'O' is represented by the lack of any flux transition within a bit cell. In FM the bit cell time is 4 microseconds.




Figure 1.2 FM Recording Charactistics

1.3.6 DEC Modified MFM

MFM recording consists of flux transitions for a logic 'l' and no flux transitions for a logic '0'. A clock transistion only occurs between two consecutive logic '0' states as shown in Figure 1.3 below. The MFM bit cell time is 2 microseconds.




Figure 1.3
MFM Recording Characteristics

Table 1.2 summarizes the standard MFM encoding algorithm.

DAT	A	ENC	ODED DA	ATA
DN-1	DN	DN-1	CN	DN
0	0	0	1	0
1	0	1	0	0
0	1	0	0	1
1	1	1	0	1

Table 1.2 Standard MFM Encoding

Because single density headers are used for both FM and MFM recording formats, and since certain MFM patterns map into single density address marks, a modified algorithm is used. The mapping occurs when a data pattern of exactly four consecutive 'l' states is encoded. Whenever this pattern is encoded a special algorithm is applied. Table 1.3 defines the encoding algorithm for this special case.

Dn-1	Do
1	Dn O
0 0 Cn-1 Dn-1	l 1 0
_	Cn-1 Dn-1

Table 1.3 Modifying Algorithm (Special Case)

When reading double density data fields the controller checks for a missing clock bit between two zero data cells, and if found, substitutes ones for the two zero data bits (generated by the special encoding algorithm).

1.3.7 Cyclic Redundancy Check

Each sector header field and data field has a two byte CRC character appended. This 16 bit character is the remainder that results when dividing the data bits [represented as a polynomial M(x)] by a generator polynomial G(x). The polynomial use for IBM 3740 is G(x)=x16+x12+x5+1. For the sector header the data bits include byte 1 through byte 5. For an FM data field the data bits include byte 1 through byte 129. For an MFM data field the data bits include byte 1 through byte 257.

1.4 Specification

RECORDING TECHNIQUE:

Single Density IBM 3740 FM
Double Density DEC Modified MFM

POWER REQUIREMENTS:

Voltage 5 VDC (from LSI-11 backplane) Current 2.5 A typical

ENVIRONMENTAL:

Temperature 0-45 degrees C Humidity 10-95 % non-condensing

2. INSTALLATION

2.1 Configuration

The controller is shipped with standard options configured. The standard address 777170 (octal) and vector 264 (octal) are set. The device interrupt priority is set to level four. The firmware bootstrap is disabled. Write precompensation is enabled. Write current control is disabled. Both drive and side select options have been configured for either single or double sided drives.

Most options are factory foil-etched to the most often used configuration. The foil jumpers must first be cut before the alternate jumpers are inserted. Refer to Tables 2.1, 2.2, and 2.3 for alternate options and Figure 2.1 for jumper location. Several of the options are selectable by using AMP 530153-2 pin jumpers. If these pin jumpers are not available use #30 AWG wire wrap wire.

OPTION	JUMPERS					
	15-16	16-17	33-34			
Standard Address/Vector* 777170/264	In	Out	Out			
Alternate Address/vector 777174/270	Out	In	In			

Table 2.1 Address/Vector Option Configuration

Priority	Assert	Monitor	70				Jump	er					
	Level		18	119	21	22	24	25	27	28	130	131	
			to	to	to	to	to	to	to	to	to	to	
			19	20	22	23	25	26	28	29	31	32	
4 *	4	5,6	0	I	0	I	T.	0	0	T.	I	0	V
5	4,5	6	0	I	I	0	I	0	0	T.	0	T	
6	4,6	7	I	0	0	I	0	T	T	0	T	0	
7	4,6,7	none	I	0	I	0	0	I.	I	0	0	T	

* factory preset

I=IN

O=OUT

Table 2.2: Priority Level Configuration

OPTION	JUMPERS FUNCTION 10-11 Enabled
Bootstrap	10-11 Enabled 10-43* Disabled
Write Precomp	13-14* Enabled 13-12 Disabled
Write Current	13-12 Disabled 8-9 Enabled & The Disabled
Single Sided Drives Only	2-3 IN 5-7 IN
	1-2 OUT 4-5 OUT 5-6 OUT
Single or Double Sided	2-3* IN *=factory preset 4-5* IN
	1-2* OUT 5-6* OUT 5-7* OUT

Table 2.3 Miscellaneous Options Configurations

(unte cu RXV21 User's Manual WRITE CURRENT DRIVE SELECT @ 1983 GENERAL ROBOTICS CORP. SIDE SELECT ZI 21001 >1002 >1004 21000 21003 1005 2911 TEST GRC RXV21 P/N27-0028 21010)LS374 \LS374 Z)LS374 13 2911 2911)SI24 22 uf TEST 22 220 TEST) | | 74123 2901 LS253 2901 74 92 LS251 R C18 821 ALT ADDR æ)s 2 74276 Z30 221 100 n C27 Z27 ALT VECTOR Z28 LS 25 I)12.0MI BOOTSTRAP PRECOMP 748-0028-E0 TEST GI4 GI3 GI2 Z40 Bootstrap 2006 SIO 232 7438)LS175)5139 LS251 LS164 1007 at a time in the C21 248 MADE IN USA CZZ System Z49 % ₹ \LS259 **Z52** \LS257 8641 \LS259 304 8641 53 005 INTERRUPT PRIORITY Z58 C14 C13 257 ZEOCIS 259 E)8641 Z84 C17 LS257 8641 502 8641 8640 TMS 4044 4 2 2 2 2 2 2 7438 8 64 INTERRUPT PRIORITY

Figure 2-1: Configuration Jumper locations REV. E

GII GIO G43

Board

Board

Lisablet

2.1.1 Address Vector Selection

The controller is shipped with the DEC standard device address and vector assignments preset to 777170 (octal) and 264 (octal), respectively. Any change in these assignments would necessitate a change in system software. However, and alternate address and vector assignment is selectable and is defined as 777174 (octal) and 270 (octal) respectively.

These assignments are typically used when more than two drives are needed; two controllers would be required and the second controller would be configured for the alternate address and vector. To select the alternate address and vector, first cut the foil between G15 and G16. Jumper G16 to G17 and jumper G33 to G34 as shown in Table 2.1.

2.1.2 Device Interrupt Priority

The RXV21 supports the four level device interrupt priority scheme compatible with the LSI-11/23. The controller asserts interrupt requests and monitors higher level request lines during interrupt arbitration as described in Table 2.2. The level four request is always asserted by the controller, regardless of its priority, to maintain compatiblilty with the LSI-11 and LSI-11/2 processors.

The interrupt priority level is configured to level four at the factory. If a different interrupt level is desired the following foil-etched jumpers must be cut. Refer to Table 2.2 for the proper jumpers to insert for the desired priority level.

G19 - G20 G22 - G23 G24 - G25 G28 - G29


G30 - G31

2.1.3 Bootstrap

The controller board incorporates a transparent firmware bootstrap. The bootstrap is initiated whenever program execution is started at location 773000 (octal), homing both drives to track 0. Next, track 1, sector 1 of unit 0 is read and the diskette density is determined. If the diskette is single density, sectors 1, 3, 5, and 7 are loaded into memory starting at location 0. If the diskette is double density, sectors 1 and 3 are loaded. Program execution is then transferred to location 0. Controllers are shipped with this feature disabled. To enable the bootstrap remove the jumper from G43-G10 and insert the jumper between G10 and G11 as shown in Table 2.3.

****CAUTIONARY NOTE****

Rev D boards had a layout error which swapped G10 and G11, G43 should never be connected to G11 on these or any other boards.



--- NOTE ---

Only one bootstrap should be enabled in a system for proper operation. If another bootstrap exists in the system, it must be disabled before enabling the controller bootstrap.

2.1.4 Write Precompensation

The RXV2l controller provides hardware write precompensation to reduce the bit shift exhibited by all drives as the recorded flux density increases. The controller recognizes the patterns which produce bit shift and precompensates the written pattern. This unique feature allows the controller to perform reliably with any Shugart Compatible drive.

Controllers are shipped with this feature enabled and it is recommended that for more reliable operation the feature not be disabled. However, if so desired, the feature can be defeated by cutting the foil-etched jumper between G13 and G14 and inserting a jumper between G12 and G13 as shown in Table 2.3.

2.1.5 Write Current Control

The RXV21 provides the necessary signal to reduce the write current for tracks greater than forty-three. This signal is available at pin 2 of the 50 pin ribbon connector.

Since the Shugart model 800 series single sided drives do not require a write current signal, the controller is shipped with this feature disabled. However, the double sided 850 series drives do support write current control, and enabling this feature is recommended for reliable operation. This may be accomplished by jumpering pins G8 and G9 as shown in Table 2.3.

2.1.6 Drive and Side Selection

The controller features several options for both drive and side selection. The side select output can be disabled, allowing operation on single sided drives only. The controller can be configured for either single or double sided drives. Proper jumpering allows one double sided

drive to be addressed as two drives where side 0 appears as drive 1 and side 1 appears as drive 2. However in this mode the controller will give seek errors if a seek to a different track is done on drive A between two accesses on drive B, because the controller is expecting the two drives to have separate seek mechanisms and finds that it is not on the correct track.

The controller, when shipped, is configured for either single or double sided drives. If double sided drives are used, it is recommended that the write current control be enabled as described in Section 2.1.5. Before selecting alternate options the foil-etched jumper between G4 and G5 must be cut. For alternate configurations refer to Table 2.3.

2.2 Drive Configuration

For proper operation, the floppy drives must be configured with attention to several options. The controller uses radial drive selection. Thus the drive(s) should be correspondingly configured. When two drives are used, the first should be drive I and the second drive 2. A particular drive is selected and remains selected after a function is complete to allow the controller to poll drive status. A separate head load signal is provided by the controller for read and write functions on the diskette. The 'IN USE' logic of the drive should be configured as a function of head loading. Since the drives are homed without loading the heads during an initialize command, the drive should be configured to provide stepper motor power independent of head loading. Refer to Table 2.4 for details concerning these and other options.

Gy of h

Margar 800

•		DU	AL	STNGLE
OPT	DESCRIPTION	CRIS DRIVE O	DRIVE 1	DRIVE O
DS1	Drive Select 1	out In	Out	In
DS2	Drive Select 2	Out	In	Out
DS3	Drive Select 3	(N) Out	Out	Out
DS4	Drive Select 4	Out	Out	Out
A	Radial head loading option	In	Tn	In
В	Radial head loading option	√Tn	T.n	In
C	Head load option	In	In	In
D	In use option	Out	Out	Out
X	Radial head loading option	IN Out	Out	Out
WP	Inhibit write when protect	In	In	In
NP	Allow write when protect	Out	Out	Out
DS	Stepper power from drive se	lect In	In	In
HL	Stepper power from head load		Out	Out
Z	In use from drive select	/ N Out	Out	Out
Y	In use from head load	OUT In	In	In
R	Ready output	In	In	Tn
I	Index output	In	In	In
DC	Disk change output	X	X	X
S	Sector output	X	X	X
800	Sector option Disable	In	Tn	In
801	Sector option Enable	Out	Out	Out
L	-5V DC Bias	In	In	In
Tl	Termination HL	*	*	In
T2	Termination Drive Select	*	*	Tn
T3	Termination Direction	*	*	In
T4	Termination Step	*	*	In
T5	Termination Write Data	*	*	In
T6	Termination Write Gate	*	. *	In

^{*} Terminators should be placed 'IN' on the drive which is physically the last one on the cable.

Note: 800 Series drives may require 10 millisecond step rate PROMS to operate properly. This PROM is located in socket Z7. Factory standard PROM is 3 millisecond.

Table 2.4-A: Drive Configuration Shugart 800/801 Drives

Schugas 850

	DU	AL	SINGLE
OPTION	DRIVE O	DRIVE 1	DRIVE C
DS1	In	Out	In
DS2	Out	In	Out
DS3	Out	Out	Out
DS4	Out	Out	Out
Resistor)LOC H2 Network)	*	*	In
2S	In	In	In
DC	X IN	X	X
D	Out	Out	Out
S1	Out	Out	Out
S2	In	In	In
S3	Out	Out	Out
H1	In	In	In
C	In	In	In
IT	Out	Out	Out
Z	Out	Out	Out
HL	Out	Out	Out
A	In	In	Tn
В	Out	Out	Out
X	In	In	In
I	In	In	Tn
R	In	In	In
S	X	X	X
DS	In	In	In
HLL	Out	Out	Out
DL	Out	Out	Out
Y	In	In	In
IW	Out	Out	Out
RS .	Out	Out	Out
RM	In	In	In
851	Out	Out	Out
850	In	In	In
TS	X	X	X
FS	X	X	Х

^{*} Terminators should be placed 'IN' on the drive which is $\mbox{phy-sically}$ the last one on the cable.

Table 2.4-B: Drive Configuration Shugart 850/851 Drives Configured for RXO3 Compatibility COC

		DUAL	SINGLE
OPTION	DRIVE O		DRIVE O
DS1	On	Off	On
DS2	Off	In	Off
DS3	Off	Off	Off
DS4	Off	Off	Off
RN1	Out	In	In
S	X	X	X
R	In	In	In
I	In	In	In
C	In	In	In
D	Out	Out	Out
DC	Out	Out	Out
25	In	In	Tn
SI	Out	Out	Out
S2	In	In	In
S3	Out	Out	Out
DL	In	Tn	In
DD	In	In	In
X	Out	Out	Out
A	In	In	In
В	In	In	In
RI	In	In	Tn
RR	In	In	In
NP	Out	Out	Out
WP	In	In	In
IU	Out	Out	Out
Y	In	In	In
Z	Out	Out	Out
но	In	In	In
DR	Out	Out	Out
E	X	X	· X
SS	In	In	In
HS	Out	Out	Out
NS	In	In	In
os	Out	Out	Out
FS	Out	Out	Out
TS	In.	In	In

^{*} Terminators should be placed 'IN' on the drive which is physically the last one on the cable.

Table 2.4-C: Drive Configuration CDC P/N 9406-2/3 Drives Configured for RX03 Compatibility The QumeTrak 242 can be modified by the user. These changes are made by adding or deleting traces and by using the Alternate I/O pins. The following table shows the configuration of the option traces and jumpers as shipped from the factory.

	Gruse Trae	From Fac	tory
Designator	Description	Open	Short
oesigne ee		DS2,DS3	DS1
DS1-DS4	Drive Select Address Pins	DS4	1002
	(Up to 4 Drives)	X	
X	Radial Head Load		
Z	In Use From Drive Select	X	X
HL	Stepper Power From Head Load		X
R	Alternate Output Ready Pad		X
I	Alternate Output Index Pad		X
C	Alternate Input Head Load		A
D	Alternate Input In Use	X	_
DC	Alternate Output Disk Change	(X)	7
25	Alternate Output Two Sided Disk		X
Y	In Use From Head Load		X
DL	Door Lock Latch	X	14.44
RR	Radial Ready		X
RI	Radial Index		X
WP	Inhibit Write When Write Protect		X
NP	Allow Write When Write Protect	X	
D1,D2,D4,	Drive Address Select	X	
DDS	(Up to 8 Drives)		
B1-B4	Two, Double-Sided Drive Select	X	
S1-S3	Head Select Option	\$1,83	S2
T40	Test Track 40	X	
HA	Test Actuate Head Load	X	
CONTROL CONTROL CONTROL	Alternate I/O Pins	X	
4,6,8,10			
12,16,18,24	Switch Filter		X
SF	Stepper Power (Used With HL)	X	
SP A,B	Radial Head Load	4	X

Table 2.4-D; Strappable Options
QumeTrak 242 Drive

2.3 Cabling

A 50 conductor ribbon cable connects the controller to any Shugart compatible drive(s). If the optional cable is purchased with the controller, connect the socket connector to the 50 pin header located at the edge of the controller board. Observe the alignment of pin 1 of the socket connector and header as indicated by the arrows shown in Figure 2.2. The two 50 pin connectors should be connected to the coresponding drives, again observing the location of pin 1. If the optional cable is purchased from an independent source, the following list of materials (or equivalent) will help in the construction of the required cable.

QTY	DESCRIPTION	MFG	P/N
1	50 pin socket connector	3M	3425-3000
2	50 pin edge connector	3M	3415-0001
A/R	50 conductor ribbon cable	3M	3365/50




Figure 2.2 Drive/Controller Cabling

The connector pins illustrated in Figure 2.3 are compatible with both the Shugart 800 series and 850 series drives. Any drive that has both a Shugart compatible interface and connector should function properly with the controller.

1	2	> /TG 43
3	4	
5	6	
7	8	
9	10	< /TWO SIDED
11	12	
13	14	> /SIDE SELECT
15	16	
17	18	> /HEAD LOAD
19	20	< /INDEX
21	22	< /READY
23	24	
25	26	> /DRIVE SELECT 1
27	28	> /DRIVE SELECT 2
29	30	T
31	32	
33	34	T> /DIRECTION
35	36	> /STEP
37	38	> /WRITE DATA
39	40	> /WRITE GATE
41	42	T< /TRACK 0
43	44	T< /WRITE PROTECT
45	1 46	< /READ DATA
47	48	T I was a second of the second
49	50	1.

NOTE: All ODD pin numbers are connected to ground. This symbol, (/), indicates a negated or low true signal. Arrows indicate direction of signal flow.

Figure 2.3 Connector Pin Definitions

2.4 Controller Installation

The controller can be inserted and will function in any LSI-11 bus slot provided that both interrupt and DMA continuity is maintained. Since these signals are daisy chained through the bus slots, no unused slots between the LSI-11 processor and the floppy controller may exist. Determine the order that the priority chain follows by consulting the documentation supplied with the LSI-11 system. Note that when two inter-

rupts of the same priority level are asserted, the closer a device is located to the processor, the higher its priority level.

2.5 Initial Operation and Checkout

Before the following procedures are done, verify that the controller has been configured as described in Sections 2.1 through 2.4.

--- NOTE --The bootstrap must be disabled for the following procedures.

- Apply AC and DC power to the drive(s). The spindle(s) should begin to rotate. The in-use indicators on both drives should be off.
- 2. Place the RUN ENABLE/HALT switch on the processor to the HALT position and turn on the processor. An '@' character should be printed on the terminal signifying that console ODT has been entered. Both drives (first drive 1, then drive 0) will step the heads inward 10 tracks, then step the heads outward until the home signal is detected. The heads will not load, and, if the drive is configured as per Section 2.2, the in-use indicators will not light. If the above events do not occur, check the cabling and drive power supplies.
- 3. Place a preformatted scratch diskette in drive 0.
- 4. If the standard address assignment is selected, open the command and status (CS) register using ODT by typing 177170/ on the terminal. The processor will display the contents of the CS register. If the controller is operating properly a 004040 (octal) should be printed. Deposit a 40000 (octal) in the CS register by typing 40000 <CR>. This command will initialize the controller. Both drives should calibrate for home position. First, drive I steps inward 10 tracks then outward one track at a time until the drive indicates track 0 has been reached. procedure is repeated on drive 0. After both drives are calibrated, the head on drive 0 is loaded. Sector 1 of track 1 on drive 0 is read into the controller buffer. This operation is Only the LED on indicated by the in-use LED on the drive. drive 0 will be turned on, indicating the head load operation. The LED will remain on for a short time after the read operation is complete.

If, after initializing, the drives do not calibrate or the LED is not activated, check the cabling and power supplies.

- 5. Reopen the CS register (location 177170 octal) using ODT as described above. The contents of this location should be 004040 (octal) or 104040 for an unformatted diskette. Examining the next location 177172 (octal) should yield either a 206 (octal) for an unformatted diskette, or 246 (octal) for a formatted diskette. For a detailed description of the register protocol and bit definition, refer to Section 3.
- 6. If the above procedures function as described, the controller is ready for use. Either diagnostics or an operating system can be booted. For details on bootstrapping refer to Section 4.
- 7. If the above procedures cannot be validated, consult the factory or your local representative for assistance.

3. FUNCTIONAL DESCRIPTION

3.1 General

This section describes device registers and command protocol for the RXV21.

All software control of the RXV21 is performed by means of two device registers: the command and status (RXVCS) register and a multipurpose data buffer (RXVDB) register. These registers are normally assigned the bus address 777170 (octal) and 777172 (octal), respectively. The registers can be read or loaded, with a few exceptions, using any instruction referring to their addresses.

The RXVCS register passes control information from the CPU to the controller and reports status and error information from the controller to the CPU. The RXVDB is provided for additional control and staus information between the CPU and the controller. The information that is present in the RXVDB at any given time is a function of the controller operation in progress.

The controller contains a sector buffer capable of storing a complete sector. For read/write operations the buffer is either filled before a write command or emptied after a read command under DMA control. During a write command the controller locates the desired sector and the buffer information is transferred to the diskette. During a read operation the desired sector is located and the sector data is transferred to the buffer.

3.2 Register Definitions

3.2.1 RXVCS Command and Status Register

The format of the RXVCS register (777170 octal) is shown below. Functions are initiated by loading the command and status (CS) register, when not BUSY (bit 5 = 1), with bit 0 = 1. Command protocol is discussed in detail in Section 3.3.

15	14	13	12	11	10	9	8	7	6	5_	4	3 2 1	0
ER	IN	EX	AD	RX	0	HS	DE	TR	IE	מת	บร	FUNCTION	GO

BIT DESCRIPTION

- ERROR: This bit is set by the controller to indicate that an error has occurred during an attempt to execute a command. This bit is cleared by the initiation of a new command or by setting the initialize bit. When an error is detected, the RXVES is read into the RXVDB. This bit is a read-only bit.
- INITIALIZE: This bit is set by the program to initialize the controller without initializing all the devices on the LSI-11 bus. This is a write-only bit.

--- CAUTION ---

Loading the lower byte of the RXVCS will also load the upper byte of the RXVCS.

When this bit is set, the controller will negate DONE and move the head position mechanism of drive 1 (if two drives are available) to track 0. When completed, the controller will repeat the operation on drive 0.

The controller will then clear the error and status register, set INITIALIZE DONE, and set DRIVE READY if drive 0 is ready. Finally, the controller will read sector 1, track 1 of drive 0.

- 12: 13 EXTENDED ADDRESS BITS: These bits are used to specify an extended bus address. Bit 12 = EA16 and bit 13 = EA17. These are write-only bits.
- RX02: This bit is asserted by the controller to indicate that this is an RX02 type system. This is a read-only bit.
- 10 RESERVED: Must be written as a zero.
- 09 HEAD SELECT: This bit selects one of the two possible sides of the disk for execution of the desired function. When cleared, side 0 is selected: when set, side 1 is selected. This is a read/write bit.
- DENSITY SELECT: This bit selects either single or double density operation. When cleared, single density is selected; when set, double density is selected. This is a read/write bit.
- O7 TRANSFER REQUEST: This bit signifies that the controller needs data or has data available. This is a read-only bit.
- INTERRUPT ENABLE: This bit is set by the program to enable an interrupt when the controller has completed an operation and asserted the DONE bit. The condition of this bit is cleared by initialize.; This is a read/write bit.

- DONE: This bit indicates the completion of a function. DONE will generate an interrupt when asserted if INTERRUPT ENABLE (RXVCS bit 6) is set. this is a read-only bit.
- O4 UNIT SELECT: This bit selects one of the two possible drives for execution of the desired function. This is a read/write bit.
- 03-01 FUNCTION SELECT: These bits code one of the eight possible functions described in detail within this section. These are write-only bits.
 - 000 Fill Buffer
 - 001 Empty Buffer
 - 010 Write Sector
 - 011 Read Sector
 - 100 Set Media Density/Format
 - 101 Read Status
 - 110 Write Deleted Data Sector
 - 111 Read Error Code
- 00 GO Initiates a command to the controller. This is a write-only bit.

3.2.2 RXVDB Data Buffer

This register serves as a general purpose data path between the controller and the LSI-11. It will represent one of six registers according to the protocol of the function in process. These registers include the RXVDB, RXVTA, RXVSA, RXVWC, RXVBA, and RXVES.

This register is a read/write register if the controller is not in the process of executing a command (i.e., it may be manipulated without affecting the controller). When the controller is executing a command, this register can only be written to or read from when RXVCS bit 7 (TR) is set.

Data Buffer Register (RXVDB)

All information transferred to and from the floppy media passes through the RXVDB register and is addressable only under the protocol of the function in progress.

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	L
< Read/Write Data>															

RXVDB Format

Track Address Register (RXVTA)


This register is loaded to indicate on which of the 115 (octal) or 77 (decimal) tracks a given function is to operate. It can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.

1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0]
	X	Х	X	X	X	X	Х	X	n							
_	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															

RXVTA Format

Sector Address Register (RXVSA)


This register is loaded to indicate on which of the 32 (octal) or 26 (decimal) sectors a given function is to operate. It can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.



RXVSA Format


Word Count Register (RXVWC)

This 8 bit register is loaded with the number of words (maximum of 128 decimal) to be transferred. At the end of each transfer the word countr register is decremented. When the contents of the register are decremented to zero, transfers are terminated; DONE is set (RXVES bit 5) and, if enabled, and interrupt is requested. If the word count is greater than the limit for the density specified, the controller asserts a WORD COUNT OVERFLOW (bit 10 fo the RXVCS). This register can be addressed only under the protocol of the function in progress. Bits 8 through 15 are not used and are ignored.



Bus Address Register (RXVBA)

This register is used to generate the bus address which specifies the location to and from which data is to be transferred. The register is incremented after each transfer. It will increment across 32K boundary lines via the extended address bits in the control and status register. Systems with only 16 address bits will wrap around to location zero when the extended address bits are incremented. This register can be addressed only under the protocol of the function in progress. Bit 0 is not used and is ignored.



RXVBA Format

Error and Status Register (RXVES)

This register contains the current error and status conditions of the drive selected by bit 4 (UNIT SELECT) of the RXVCS. This read only register can be addressed only under the protocol of the function in progress. The RXVES is loaded in the RXVDB upon completion of a function.

	15 14 13 12	11	10	9	8	7	6	5	4	3	2	1	0
_	NOT USED	NX	WE	HS.	US	DR	DD	DN	DE	LO	ID	SR	сс

RXVES Format

BIT DESCRIPTION

15 - 12 Not Used

- NONEXISTENT MEMORY ERROR: This bit is asserted by the controller when the memory address specified for a DMA operation is nonexistent.
- WORD COUNT OVERFLOW: This bit indicates that the word count specified is greater than the limit for the density selected. Upon detecting this error the controller terminates the fill or empty buffer operation and asserts the ERROR and DONE bits.
- 09 HEAD SELECT: This bit indicates the side currently selected. If cleared, it indicates side 0; if set, it indicates side 1.
- UNIT SELECT: This bit indicates the drive currently selected. If cleared, it indicates drive 0; if set, it indicates drive 1.
- DRIVE READY: This bit is asserted if the unit currently selected exists, is properly supplied with power, has a diskette installed correctly, has its door closed, and has a diskette up to speed. This bit is only vlaid when retrieved via a read status function or at the completion of initialize when it indicates the status of drive 0.
- DELETED DATA: During data recovery, the identification mark preceding the data field was decoded as a deleted data mark.
- DRIVE DENSITY: This bit indicates the density of the diskette in the selected drive. When zero, it indicates single density: when set to one, it indicates double density.
- DENSITY ERROR: A density error was detected as the information was retrieved from the data field of the diskette (a density error occurs when the density selected differs from that of the data field). Upon detecting this error the controller loads the RXVES into the RXVDB and asserts the ERROR and DONE bits.
- O3 ACLO: This bit is set by the controller to indicate a power failure.
- O2 INITIALIZE DONE: This bit is asserted to indicate completion of the initialize routine, which can be caused by system power failure, or programmable LSI-11 bus initialize.
- Ol SIDE READY: This bit is asserted by the controller when a double sided drive is selected, is ready, and has double sided media inserted. The assertion of this bit indicates that side 1 of the selected drive is available for read and write operations.

OO CRC ERROR: A cyclic redundancy check error was detected as information was retrieved from a data field of the diskette. The information stored in the buffer should be considered invalid. Upon detection of this error the controller loads the RXVES into the RXVDB and asserts the ERROR and DONE bits.

3.2.3 Extended Status Registers

The controller has four internal status registers. These registers provide specific error information in the form of error codes as well as drive status information depending upon the general error type. The registers can be retrieved by a read error code function as described in Section 3.3.8.

Word 1 <7:0> Definitive Error Code

OCTAL CODE ERROR CODE MEANING

040	Tried	to	access	а	track	greater	than	76.
040	TITEU	20	access	a	LIALK	greater	CHAH	, v, •

- 050 Home was found before desired track was reached.
- O70 Desired sector could not be found after looking at 52 headers (2 revolutions).
- 120 A preamble could not be found.
- The header track address of a good header does not compare with the desired track.
- Too many tries for an IDAM (identifies header).
- 170 Data AM not found in allotted time.
- 200 CRC error on reading the sector from the disk.
- 240 Density error.
- 250 Wrong key word for SET MEDIA DENSITY command.
- 260 Illegal data AM.
- 270 Invalid POK during write sequence.
- 300 Drive not ready.
- 310 Drive write protected.

Word 1 <15:8> Not Used

This register is always cleared by the controller.

Word 2 <7:0> Current Track Address of Drive 0

This register is cleared during the initialize command in order to synchronize with actual track position. The register is updated with each seek on drive 0 and maintains current track position.

Word 2 <15:8> Current Track Address of Drive 1

This register is cleared during the initialize command in order to synchronize with actual track position. The register is updated with each seek on drive 1 and maintains current track position.

Word 3 <7:0> Target Track of Current Disk Access

If legal, the track specified for the last read/write command is saved in this register.

Word 3 <15:8> Target Sector of Current Disk Access

The sector specified for the last read/write command is saved in this register.

Word 4 <15:8> Track Address of Selected Drive

This register contains the track address read from the sector header of the desired sector during the last read/write command.

3.3 Command Protocol

Data storage and recovery using the RXV21 controller is accomplished by careful manipulation of the RXVCS and RXVDB registers according to the strict protocol of the individual functions. The penalty for violation of protocol can be permanent loss of data. Each of the functions are encoded and written into the command and status register bits 1-3 as described in Section 3.2.1. The detailed protocol for each function is described below.

3.3.1 Fill Buffer (000)

This function is used to fill the controller buffer with data from the host processor. The number of words to transfer is specified by the host. The command density bit determines the buffer size (64 or 128 decimal words). The controller zero-fills the remaining buffer space. If the word count is too large for the density selected the function is aborted, ERROR and DONE are asserted, and the WORD COUNT OVERFLOW bit is set in the RXVES.

The contents of the buffer may be written on the diskette with a subsequent write sector command or returned to the host processor using an empty buffer command.

When the command is loaded, RXVCS bit 5 (DONE) is negated. RXVCS bit 8 (DENSITY) must be set to define the buffer size. RXVCS bits 12 and 13 (EXTENDED ADDRESS BITS) must also be asserted to define the extended memory segment used with the buffer address, yet to be specified, to form the absolute memory address of the data to be transferred. RXVCS bit 4 (UNIT SELECT) and bit 9 (HEAD SELECT) are ignored since no drive operation is required. When RXVCS bit 7 (TR) is first asserted, the program must move the word count into the RXVDB which will negate TR.

When the controller again asserts TR, the program must move the buffer address into the RXVDB. The controller then negates TR, initiates a DMA cycle, and transfers the first word from the host processor to the controller buffer. At the end of the transfer the word count register is decremented and the buffer address is incremented by two. This cycle is repeated until the word count register becomes zero. The controller zero-fills the remaining buffer space, sets the DONE bit, and if enabled, causes an interrupt request. After DONE is asserted the RXVES is moved into the RXVDB.

During the data transaction if any non-existent memory is addressed, the controller will time out and abort the function. The ERROR and DONE bits will be asserted. RXVES bit 11 (NXM) will be set and the RXVES will be moved into the RXVDB; if enabled, and interrupt request will be generated.

3.3.2 Empty Buffer (001)

This function is used to transfer the contents of the controller to the host processor. The number of words to transfer is specified by the host. The command density bit determines the maximum legal word count. If the word count specified is too large for the density selected the function is aborted, ERROR and DONE are asserted and the WORD COUNT OVER-FLOW bit is set in the RXVES.

The contents of the buffer may be transferred to the host as many times as desired or may be written on the diskette with a subsequent write sector command. Unless a fill buffer or read sector command is issued, the controller buffer is not destroyed.

When the command is loaded, RXVCS bit 5 (DONE) is negated, RXVCS bit (DENSITY) must be set to allow the proper word count limit. RXVCS bits 12 and 13 (EXTENDED ADDRESS BITS) must also be asserted to define the extended memory segment used with the buffer address, yet to be specified, to form the absolute memory destination address. RXVCS bit 4 (UNIT SELECT) and bit 9 (HEAD SELECT) are ignored since no drive operation is required. When RXVCS bit 7 (TR) is first asserted the program must move the word count into the RXVDB which will negate TR. When the controller again asserts TR the program must move the buffer address into the RXVDB. The controller then negates TR, initiates a DMA, and transfers the first word of the buffer to the host processor. At the end of the transfer, the word count register is decremented and the buffer address register is incremented by two. This cycle is repeated until the word count register The controller then sets the DONE bit and if enabled causes an interrupt request. After DONE is asserted the RXVES is moved into the RXVDB.

During the DMA transaction, if any non-existent memory is addressed, the controller will time out and abort the function. The ERROR and DONE bits will be asserted. RXVES bit 11 (NXM) will be set and the RXVES will be moved into the RXVDB. If enabled, an interrupt request will be generated.

3.3.3 Write Sector (010)

This function is used to locate a desired track and sector and write the sector with the contents of the internal sector buffer. When the RXVCS is loaded with this command, the RXVES is cleared and both the TR and DONE bits are negated. When TR is first asserted the program must load the desired sector address into the RXVDB which will negate TR. When Tr is again asserted the program must load the desired track address into the RXVDB which will negate TR. The controller then seeks the desired track and attempts to locate the desired sector. The desired track is compared with the track field of the sector header. If they do not match the operation is aborted, the ERROR and DONE bits are asserted, the RXVES is moved into the RXVDB, and if enabled the controller will assert an interrupt request.

If the densities agree but the controller is unable to locate the desired sector within two diskette revolutions, the controller will abort the operation, move the contents of RXVES into RXVDB, assert the ERROR and DONE bits, and if enabled, asserts an interrupt request.

If the desired track and sector are located and the densities agree, the controller will write the contents of the internal sector buffer followed by a CRC character, all in the function selected density. The controller completes the operation by moving the RXVES to the RXVDB, asserts DONE, and if enabled, asserts an interrupt request.

--- CAUTION ---

The contents of the internal sector buffer are lost during a power failure. However, after power is brought back to normal, a write sector command will cause the random contents of the buffer to be written on the diskette with a valid CRC character.

--- NOTE ---

The contents of the sector buffer are not destroyed by a write sector operation.

3.3.4 Read Sector (011)

This function is used to locate the desired track and sector and transfer the contents of the data field into the controller's internal sector buffer. When the RXVCS is loaded with this command, the RXVES is cleared and both the TR and DONE bits are negated. When TR is first asserted the program must load the desired sector address into the RXVDB which will negate TR. When TR is again asserted the program must load the desired track address into the RXVDB which will negate TR.

Both the TR and DONE bits remain negated while the controller attempts to locate the desired sector. If after two revolutions the controller is unable to locate the desired sector, the operation is aborted. The controller will move the RXVES into the RXVDB, assert the ERROR and DONE bits, and if enabled, assert an interrupt request.

When the desired sector is located, the controller will then compare the desired track with the track field of the sector header. If they do not match, the operation is aborted. The ERROR and DONE bits are asserted, the RXVES is moved into the RXVDB, and if enabled, the controller will assert an interrupt request.

If the desired track and sector are reached, the controller reads the data address mark and determines the diskette density. If the diskette density does not agree with the function density, the operation is aborted. RXVES bit 4 (DENSITY ERROR) is set and the RXVES is moved into the RXVDB. The ERROR and DONE bits are set and if enabled, the controller asserts an interrupt request.

If a legal data address mark is located and the densities of the diskette and function agree, the controller will read the data from the sector into the internal buffer. If the data address mark indicated a deleted data field, RXVES bit 6 (DD) is set. As data are stored in the internal buffer, a CRC is computed on the data and the CRC bytes recorded. A non-zero result indicates a read error. When a CRC error is encountered, the controller sets RXVES bit 0 (CRC), moves the RXVES into the RXVDR, asserts the ERROR and DONE bits, and if enabled, asserts and interrupt request.

If the desired sector is located, the density of the diskette and function agree, and the data are transferred with no CRC error, the controller will assert DONE, and if enabled, will assert an interrupt request.

3.3.5 Set Media Density (100)

This function is dual purpose. The controller can set the media density by rewriting all the data address marks (single or double density) and writing zero data fields in the selected density. The controller can also reformat the entire diskette by rewriting both the sector headers and the data fields. The data fields are written in the selected density preceded by the corresponding data address mark. Both commands are initiated by the set media function but differ in the keyword required by the controller to execute the command.

When the RXVCS is loaded with the command, the RXVES is cleared and the DONE bit is negated. When TR is set, the program must respond with a keyword. This keyword must be deposited in the RXVDB to complete the protocol. When the controller recognizes this character, it begins executing the command. If an illegal keyword is used, the operation is aborted. The RXVES is moved into the RXVDB, the ERROR and DONE bits are set, and if enabled, the controller asserts an interrupt request.

If the keyword used is a lll (octal), the controller initiates a set media density operation. This operation starts at track 0, sector 1. Each sector header is located and a write operation is initiated. A data field is written with zero data in the density selected. If an error occurs reading any header, the operation is aborted. The RXVES is moved into the RXVDB, the ERROR and DONE bits are set, and if enabled, the controller asserts an interrupt request. If the operation is successfully completed, DONE is set and if enabled, the controller asserts an interrupt request.

If the keyword used is a 222 (octal), the controller initiates a format operation. This function starts at the physical index of track 0. Each track is written first with an index address mark, the 26 sector headers are written sequentially about the track. When each track has been written, the controller initiates a set media density function as described above.

The following input string will format the selected unit in the desired density.

777170/	4040	XXXX <lf></lf>
177172/	000000	222 <cr></cr>

--- CAUTION ---

The set media density function takes about 15 seconds and the format function takes about 45 seconds. Neither should be interrupted. If either operation is interrupted, an illegal diskette has been generated, and the operation should be repeated. If an error occurs during a set media density function or a format function, an illegal diskette has been generated. The operation should be repeated.

3.3.6 Read Status (101)

This function is used to update the drive status information and is initiated by loading the command into the RXVCS. The DONE bit is negated. RXVES bit 7 (DRIVE READY) is updated by sampling the drive ready status line. Drive density is updated by loading the head of the selected drive and reading the first data address mark. The controller then moves the RXVES into the RXVDB, asserts DONE, and if enabled, asserts an interrupt request. This operation requires about 250 milliseconds to complete.

3.3.7 Write Deleted Data Sector (110)

This operation is identical to Write Sector (010) with one exception. The data address mark preceding the data is not the standard data address mark. A single or double density deleted data address mark is written according to the density of the function.

3.3.8 Read Error Code (111)

This function is used to retrieve the extended status registers and is initiated by loading the RXVCS with the command. The DONE bit is negated. When TR is asserted, the program must load the Bus Address into the RXVDB which negates TR. The controller assembles one word at a time and, under DMA control, transfers them to memory starting at the address specified.

If non-existent memory is encountered during the transfer, the operation is aborted. The ERROR and DONE bits will be asserted, RXVES bit 11 (NXM) will be set, and the RXVES will be moved into the RXVDB. If enabled, an interrupt request will be generated.

When all four words have been transferred the DONE bit is set and if enabled, an interrupt request is generated.

For example, the four words are transferred to memory location 0 through 6, using the following commands:

177170/ 17 <u>LF</u> 177172 0 CR

- 0 = Error Code
- 2 = Error Code
- 4 = Error Code
- 6 = Error Code

4. CONTROLLER OPERATIONS

4.1 General

This section provides the user pertinent information concerning the description and use of the controller functions. The functions covered include: Bootstrapping, formatting, fill/write operations, read/empty operations, write current control, write precompensation, and power fail protection. The section also reviews operation with an RT-11 operating system.

4.2 Bootstrapping the Controller

If the bootstrap is enabled as described in Section 2.1.3, the controller will respond to the standard bootstrap address 773000 (octal). The controller is bootstrapped by typing 773000G while in console ODT. This causes a bus INIT and transfers program execution to location 773000 (octal). An alternate method is to strap the LSI-11 processor to power up in Mode 2. In this mode, when a power up occurs, the processor automatically starts execution at 773000 (octal). Power-up strapping procedures for the LSI-11 processor can be found in the Microcomputer Processors Handbook published by Digital Equipment Corporation, Maynard, MA, 1982.

To boot either a single or double density diskette use the following procedure:

- 1. Place the diskette in drive 0.
- 2. If the processor is strapped for power-up Mode 2, operate the INIT (boot) switch or cycle DC or AC power OFF and ON.
- 3. If the processor is not strapped for power-up Mode 2, while in console ODT type 773000G.

4.1.1 Bootstrap Operation

The bootstrap is not a standard ROM program. It uses the controller's microprocessor to capture the bus, to read block 0 of the diskette into memory starting at location 0 and, finally, to transfer program execution to memory location 0.

Any attempt to read location 773000 (octal) will result in a non-existent memory trap. The controller only responds to this address immediately after a bus INIT. For this reason the bootstrap is called 'transparent'. When the processor attempts to fetch location 773000 (octal) following a bus INIT, the controller responds by passing the processor a CLR RO instruction. The processor clears RO and then attempts to fetch location 773002 (octal). The controller passes the processor a MOV #XXXXXXX,RI instruction. The processor then attempts to fetch the source operand from

location 773004 (octal). The controller passes the device address 177170 (octal) if the standard address is selected, or 177174 (octal) if the alternate address is selected. The processor moves the address into Rl and then attempts to fetch location 773006 (octal). The controller first asserts a Direct Memory Access Request (DMR) then passes the processor a Before the processor executes the instruction it CLR PC instruction. passes bus mastership to the controller. The controller moves a BR S-2 instruction (777 octal) into memory location 0 under DMA control. When the controller releases bus mastership the processor executes the CLR PC instruction and, in so doing, transfers program execution to location 0. The processor is thus forced to loop at location 0. The controller initiates a Read Status function on drive 0 to determine diskette density. If the diskette is single density the controller reads sectors 1, 3, 5, and 7 of track 1 on drive 0 into locations 2 through 176, 200 through 376, 400 through 576, and 600 through 776 respectively. If the diskette is double density the controller reads sectors 1 and 3 of track 1 on drive 0 into locations 2 through 376 and 400 through 776 respecti-Finally, the controller puts a NOP instruction in location O via vely. DMA allowing the processor to execute the system bootstrap. If there is no diskette in drive O nothing will be transferred to memory and the processor will continue to loop at location 0 until halted.

4.3 Format Operations

The controller has the capability of formatting diskettes in a specified density. The formatting is accomplished on two passes. During pass 1, an index address mark is written on track 0 following the index hole. Twenty-six sector headers, appropriately spaced, are written following the index address. Each of the remaining 76 tracks is written in the same manner. When track 76 is completed, pass 2 is initiated. The controller seeks track 0 and writes a zero data field in sector 1 using the selected density. The remaining sectors are written in the same manner.

The format command selects diskette density, unit, and side (for dual headed drives). Table 4.1 list the various command word formats.

	Unit O	Unit 1
Single Density Side 0	11(octal)	31(octal)
Single Density Side 1	1011(octal)	1031(octal)
Double Density Side 0	411(octal)	431(octa1)
Double Density Side 1	1411(octal)	1431(octal)

Table 4.1
Command Word Formats

Figure 4.1 illustrates a format subroutine. The format command is loaded into RXVCS. When TR is set, the keyword 222 (octal) is loaded into RXVDB. When the diskette has been formatted a return is made.

FORMAT:

MOV #11,CMD	;FORMAT
BIS DENS, CMD	;DENSITY
BIS UNIT, CMD	;UNIT
BIS SIDE, CMD	;SIDE
MOV CMD, @#RXVCS	;SELECT FUNCTION
JSR PC, TRWAIT	;WAIT FOR TR
MOV #222,@#RXVDB	;KEYWORD
JSR PC, DNWAIT	;WAIT FOR DONE
TST @#RXVCS	;ERROR
BMI FRMERR	;ERROR
RTS PC	

FRMERR:

Figure 4.1 Format Subroutine

Alternatively a diskette can be formatted using console ODT. Open the CS register and deposit the appropriate command. Then deposit the format key word 222 (octal) in the DB register. The following is and example of formatting unit 0 side 0 in double density:

777170/	004040	411 <lf></lf>
177172/	000000	222 <cr></cr>

4.4 Fill/Write Operations

Figure 4.2 illustrates subroutines to write data on a diskette which is done by performing a FILL BUFFER operation followed by a WRITE SECTOR operation.

The FILL BUFFER command, specifying single or double density is loaded into the RXVCS. When TR is set, the word count is loaded into the RXVDB. When TR is again set, the bus address of the data is loaded into the RXVDB. A return is made when the controller's sector buffer is filled. The WRITE SECTOR command (specifying density, unit and side) is loaded into the RXVCS. When TR is set the sector address is loaded into the RXVDB. When TR is again set, the track address is loaded into the RXVDB. When the contents of the controller's sector buffer are written at the selected sector, a return is made.

FILLBF:

MOV	#1,CMD	;FILL BUFFER
BIS	DENS,CMD	;DENSITY
MOV	CMD,@#RXVCS	;SELECT FUNCTION
JSR	PC,TRWIAT	;WAIT FOR TR
VOM	COUNT,@#RXVDB	;WORD COUNT
JSR	PC, TRWAIT	;WAIT FOR TR
MOV	#BUFOUT,@#RXVDB	;BUS ADDRESS OF DATA
JSR	PC, DNWAIT	;WAIT FOR DONE
TST	@#RXVCS	;ERROR?
BMI	ERFIL	;BRANCH IF YES
RTS	PC	

ERFIL:

WSECT:

MOV	#5,CMD	;WRITE, SECTOR
BIS	DENS, CMD	;DENSITY
BIS	UNIT, CMD	;UNIT
	SIDE, CMD	;SIDE
MOV	CMD,@#RXVCS	;SELECT FUNCTION
	PC, TRWAIT	;WAIT FOR TR
MOV	SECTOR @#RXVDB	;SECTOR
	PC,TRWAIT	
MOV	TRACK @#RXVDB	;TRACK
	PC, DNWAIT	;WAIT FOR DONE
TST	@#RXVCS	;ERROR?
BMI	WSERR	;BRANCH IS YES
RTS	PC ·	

WSERR:

Figure 4.2: Write Data Subroutines

4.5 Read/Empty Operations

Figure 4.3 illustrates subroutines to read data from a diskette which is done by performing a READ SECTOR operation followed by an EMPTY BUFFER operation.

The READ SECTOR command (specifying density, unit and side) is loaded into the RXVCS. When TR is set the sector address is loaded into the RXVDB. When TR is again set, the track address is loaded into the RXVDB. When the contents of the selected sector are read into the controller's sector buffer, a return is made.

The EMPTY BUFFER command, specifying density, is loaded into the RXVCS. When TR is set, the word count is loaded into the RXVDB. When TR is again set, the bus address of the storage buffer is loaded into the RXVDB. A return is made after the contents of the controller's buffer are transferred to the memory storage buffer.

RSECT:

; READ SECTOR MOV #7, CMD ;DENSITY BIS DENS, CMD ;UNIT BIS UNIT, CMD ;SIDE BIS SIDE, CMD SELECT FUNCTION MOV CMD, @#RXVCS :WAIT FOR TR JSR PC.TRWAIT ;SECTOR MOV SECTOR @#RXVDB JSR PC, TRWAIT :TRACK MOV TRACK, @#RXVDB :WAIT FOR DONE JSR PC, DNWAIT ;ERROR? TST @#RXVCS :BRANCH IF YES BMI RSERR RTS PC

RSERR:

EMPBF:

:EMPTY BUFFER MOV #3,CMD ;DENSITY BIS DENS, CMD MOV CMD, @#RXVCS :SELECT FUNCTION JSR PC, TRWAIT ;WAIT FOR TR ;WORD COUNT MOV COUNT, @#RXVDB JSR PC, TRWAIT MOV #BUFFIN, @#RXVDB ;BUS ADDRESS FOR DATA ;WAIT FOR DONE JSR PC, DNWAIT ;ERROR? TST @#RXVCS ;BRANCH IF YES BMI EREMP RTS PC

EMEMP:

Figure 4.3 Read Data Subroutines

4.6 Write Current Control

The controller provides a Write Current Control signal (TG43) which is asserted whenever a track address greater than 43 is accessed. This signal is required by some drives to reduce the effects of write saturation on the inner tracks. Since most drives do not require this signal, the controller is shipped with this feature disabled. However, Shugart 850 series double sided drives require this signal (refer to the Shugart double sided diskette storage drive manual Section 7.13). This signal is provided on pin 2 of the 50 pin ribbon connector and is enabled according to Section 2.1.5.

4.7 Write Precompensation

Bit shift occurs on both single and double density diskettes. This shift is more noticeable with double density due to the smaller bit cell size and corresponding data and clock windows. Some aspects of bit shift are predictable and are dealt with by the precompensation scheme implemented in this controller. Unpredictable effects are reduced by using Phase Locked Loop (PLL) techniques.

Predictable bit-shift effects result from normal read/write operation. Data are recorded by flux changes in the gap of the read/write head. These flux changes produce changes in magnetization in the oxide coating on the media. When reading the media the changing magnetization induces current in the read/write head. Since this change in current is not instantaneous, it takes a finite time to build up to a peak and return to zero. When the magnetic flux changes are close together the previous current transition may not reach zero before a second transition occurs. The summation of current pulses produces shifted peaks. Because the flux changes are closer together on the inner tracks (43 through 76) the bit shift is greater in this area. Values of up to +350 nanoseconds are typical.

Other causes of bit shift are variation in disk drive rotational speed. The specified $\pm 2\%$ variation will produce bit shifts of ± 40 ns. Incomplete erasure of previously recorded data can produce bit shifts of up to ± 50 ns. Other miscellaneous components of bit shift include instantaneous speed variation, electrical noise, radial track alignment and nonsymmetry of the read/write head and associated electronics. These effects can produce up to ± 10 ns of bit shift, bringing the total effect to ± 450 ns.

Since the data/clock window for double density is only 1000ns, a +450ns bit shift leaves only a 50 ns margin before soft errors begin to occur. To improve this margin the controller incorporates a scheme to recognize the data patterns which produce excessive bit shift and introduces a compensating bit shift. For tracks greater than forty-three the recorded bits are shifted 165ns early, or late, as determined by the two previously recorded bits and the subsequent two bits to be recorded. The controller also incorporates a phase-locked data recovery scheme which dynamically adjusts the recovery clock frequency to the data, reducing bit shifts due to rotational speed errors. These two features improve data recovery margins by 175ns or more, providing approximately 225 ns of margin.

4.8 Power Fail Protection

The controller monitors both the BPOK and BDCOK bus signals. Refer to the Microcomputer Processor Handbook for detailed descriptions of these signals. When asserted, BPOK signals an impending DC power failure and guarantees 4ms of operation before BDCOK is asserted and DC power fails.

Assertion of BDCOK indicates invalid DC power. This signal is hardwired in the controller as an interlock on the Write Gate signal. When BDCOK is asserted the Write Gate signal is blocked and write operations are prevented.

Before initiating a write sequence, the controller interrogates the BPOK line. If an impending DC failure is indicated the operation is aborted.

4.9 Operation and Format using RT11

The RXV21 controller requires a different handler than the single density RX01 controller. This handler is configured to utilize the DMA transfer scheme of the controller. In addition, diskette density is determined by the handler without system intervention, allowing the use of either single or double density diskettes interchangably. This handler, designated DY is available in RT11-V03B and later versions.

DYFMT.SAV is a routine that formats new diskettes for use in a wide varity of system applications. Formatted diskettes are compatible with RXO1, RXO2, and with the General Robotics high density format called RXO3.

New diskettes must be of the type specified by the format options selected. RXO1 type diskettes must be used when the RXO1 format option is selected. (Single Side, Single Density). RXO2 type diskettes must be used when the RXO2 format option is selected. (Single Side, Double Density). The RXO3 format option requires the selection of high quality diskettes, in order to insure data integrity and extended performance. Diskettes must be rated Double Sided, Double Density to be formatted RXO3.

This program, operating under RT-11, will do the following:

FORMAT SIDE(S): 0-SIDE 0 1-SIDE 1 B-BOTH ENTER: []

(Here you enter which sides to format.)

DENSITY: S-SINGLE D-DOUBLE ENTER: []

(Here you enter the density to format.)

UNIT#: O-DRIVE O 1-DRIVE 1 ENTER: []

(Here you enter the drive unit number to format.)

DYFMT will then format the DY disk you selected, and will report any errors that are encountered in the process.

To exit the program, type the CONTROL and C keys simultaneously.

4.9.1 Copying a DY Compatible Release Diskette

Using an RXO2 or equivalent system, or a system which has an RXO2 or equivalent peripheral device, the monitor file and other associated system files should be copied. The following commands will initialize the diskette and copy the files to drive 1:

INIT/NOQUERY DY1:
COPY/SYS DY0: DY1:

The bootstrap must then be copied from the monitor file to block 0 of the diskette. The following command will accomplish this on the diskette in drive 1.

COPY/BOOT DY1:RT11SJ.SYS DY1:

The diskette in drive I can now be booted as a double density system diskette.

4.9.2 Installing DY under RSX.

The software support diskette will contain the file labeled DYDRV.SLP. Before beginning the SYSGEN procedures, enter the following commands:

- 1. FLX>DL1:[11,101/RS/FA=DY0:DYDRV.SLP/RT/FA
- 2. SET /UIC=[11,10]
 SLP
 SLP>DL1:DYDRV.MAC/-AU=DL1:DYDRV.MAC (CR)
 @DL1:DYDRV.SLP (CR)
 SLP> (CONTROL Z)

Proceed with SYSGEN in the usual way.

NOTE: When specifying DYO: parameters in SYSGEN PHASE 1, respond DOUBLE density.