

bcc	title	SPECIAL AND BRANCH CONDITIONS IN CPU1		prefix/class-number.revision	BCCPU1/S-10.2
	checked	<i>Don Hodge</i>	authors	approval date	revision date
	checked			9/10/69	
approved	<i>Mel</i>	classification		Specification	
			<i>Charles Simonyi</i>	distribution	pages
			<i>Charles Simonyi</i>	Company Private	14

ABSTRACT and CONTENTS

This document contains the precise definition of special and branch conditions used by the CPU1 μ code.

1. The special and branch conditions in the CPU use the following classes of quantities:
 - 1.1 Registers and busses in the μ processor: X, Y, LB, M, Z, R \emptyset , and E1 (LB is the output of the left Boolean box).
 - 1.2 External signals: RS1 (SP), TO, STEP, PROCEED, RS2 (FAILURE SIGNAL) and STOP (as described in section 2).
 - 1.3 A set of latches, each capable of holding a single bit of information: A, B, C, D, E, XO ν , XT ν , XCAR, CARRY, OVFLW, M940, LOCK.
 - 1.4 Two bits CY and OV, functions of the μ processor adder.
 - 1.5 Registers and busses of the physical map: SR, AD.
2. External signals to the CPU.
 - 2.1 RS1 (Switch Processes).

The RS1 latch in CPU i is set if a μ processor executes a REQUEST STROBE special condition with bit 4+i set in the X bus. RS1 can be reset by RRSL1 (23).
 - 2.2 TO (timer overflow)

TO is the most significant bit in the interval timer.
 - 2.3 STEP (single step mode)

The test processor can set this latch. The CPU may test it which clears it. STEP and PROCEED will be used for debugging purposes.
 - 2.4 PROCEED (step or run depending on STEP)

The test processor can set PROCEED, the CPU can test it, which clears it.
 - 2.5 RS2 (failure signal)

In case of a power failure or similar trouble (not as yet

specified) RS2 is set to 1.

2.6 STOP (stop or restart system)

This signal generated by the STOP(75) special condition sets the 0 registers of each μ processor in the system to \emptyset .

3. The following special- and branch conditions described in the μ processor specifications are used in the CPU:

MS \emptyset -MS5	Name Used in μ code
\emptyset	no activity
1-12	shifts
13	SKZ (scratch pad with address in Z)
14	ALERT
15	POT
16	PIN
17	REQUEST STROBE #1
2 \emptyset	UNPROTECT
21	unusable
22	LOAD MEMORY REQUEST PRIORITY FIELD (LPF)
23	RESET REQUEST STROBE LATCH #1 (SP)
24	RESET LOCAL & CENTRAL MEMORY REQUEST
25	REQUEST PROTECT
MC \emptyset -MC5	
\emptyset	never branch

1,2Ø ALWAYS BRANCH

4. Special- and branch conditions not mentioned in the μ processor specs are defined as follows:

* <name>

MS = <MSØ-MS5>: <SPL equivalent>

RETURN;

or

* <name>

MC = <MCØ-MC5>: RETURN(<SPL expression>);

with obvious meaning.

5. The SPL code:

* μ PROCESSOR REGISTERS AND BUSES

DECLARE X, Y, LB, M, Z, RØ, E1;

* BØ-B23, 24 BITS IN A WORD

MACRO BIT(XX) \leftarrow DECLARE FIELD B(Ø:XX,XX);

BIT(Ø); BIT(1); BIT(2); BIT(3); BIT(4); BIT(5); BIT(6);

BIT(7); BIT(8); BIT(9); BIT(1Ø); BIT(11); BIT(12); BIT(13);

BIT(14); BIT(15); BIT(16); BIT(17); BIT(18); BIT(19); BIT(2Ø);

BIT(21); BIT(22); BIT(23);

* LATCHES IN THE CPU

DECLARE A,B,C,D,E,XOV,XTOV,XCAR,CARRY,OVFLW,M940,LOCK;

* FUNCTIONS OF THE ADDER

DECLARE CY,OV;

*

DECLARE FIELD OPCODE(Ø:3,8);

* EXTERNAL SIGNALS

```
DECLARE SP, TO, STEP, PROCEED, ABORT;

* THE PHYSICAL MAP:

* DECLARE 128 REGISTERS 11 BITS EACH

DECLARE ARRAY PMAP[128];

DECLARE FIELD EF(Ø:13,13), DB(Ø:14,14), PMRO(Ø:15,15),
          MAPVAL(Ø:16,2316);

* BITS FOR RING CHECK

DECLARE FIELD BITØ(Ø,6,6), BIT1(Ø:7,7), BIT2(Ø:8,8),
          BIT3(Ø:9,9), BIT4(Ø:1Ø,1Ø), BIT5(Ø:11,11);

FUNCTION RING (ADDRESS);

* 1 = USER RING
* 2 = UTILITY RING
* 3 = MONITOR RING

RETURN (1 IF NOT ADDRESS$BITØ = 1 ELSE
        2 IF NOT ADDRESS$BIT1 = 1 AND
        (ADDRESS$BIT4 = 1 AND ADDRESS$BIT5 = OR NOT
        (NOT ADDRESS$BIT2 = 1 AND NOT ADDRESS$BIT3 = 1))
        ELSE 3);

* SOURCE AND ADDRESS REGISTER (PART OF PM)

DECLARE SR, AD;

* FIELDS IN THE VIRTUAL ADDRESS

DECLARE FIELD VA1 (Ø:6,12), VA2(Ø:13,23);

* FIELDS IN THE ABSOLUTE ADDRESS

DECLARE FIELD ERR1 (Ø:Ø,Ø), RINGERR (Ø:1,1) ERR2 (Ø:2,2),
          PMROERR (Ø:3,3), AA (Ø:5,12);

* OTHER BITS AND PIECES

DECLARE RCE, W;
*
*
```

* SETB

MS = 26B: B ← 1; RETURN;

* GSB

MS = 27B: E1\$B23 ← E;
 E1\$B22 ← XOV;
 E1\$B21 ← XTOV;
 E1\$B20 ← XCAR;
 E1\$B14 ← M940; RETURN;

* SETA

MS = 30B: A ← 1; RETURN;

* CLEARA

MS = 31B: A ← B ← Ø; RETURN;

* RRSL2 (Failure Latch)

MS = 32B: RSL2 ← Ø; RETURN;

* MFETCH

MS = ~~33B~~^{34B}: MAP; FETCH; RETURN;

CFW 22 Feb 73

* SABCDEØ

MS = ~~34B~~^{33B}: SR ← Z; A ← B ← C ← D ← E ← Ø; RETURN;

CFW 22 Feb 73

* SETC

MS = 35B: C ← 1; A ← B ← D ← Ø; RETURN;

* SETD

MS = 36B: D ← 1; RETURN;

* MAP

MS = 37B: RCE ← 1 if RING(RØ) > RING(SR) ELSE Ø;

MAP1: W ← PMAP [AD ← RØ\$VAL];
 E1\$AA ← W\$MAPVAL;

```

E1$ERR1 ← RCE OR W$EF;
E1$RINGERR ← RCE;
E1$ERR2 ← W$PMRO OR NOT W$DB;
E1$PMROERR ← W$PMRO;
E1VA2 ← RØ$VA2; RETURN;

```

* MEMORY REFERENCES

```

MS = 40-47B: 40:  RELEASE; RETURN;
              41:  PRESTORE; RETURN;
              42:  STORE; RETURN;
              43:  STORE & HOLD; RETURN;
              44:  FETCH; RETURN;
              45:  FETCH & HOLD; RETURN;
              47:  PREFETCH; RETURN;

```

* CLEARA

```

MS = 50B:  A ← B ← Ø;

```

```

* MAPS S
MAPSR (MAP + SR)

```

CFW 22 Feb 73

```

MS = 51B:  RCE ← 1 IF RING(RØ) > RING(SR) ELSE Ø;
           SR ← RØ;
           GOTO MAP1;

```

* SSOURCE

```

MS = 52B:  SR ← Z; RETURN;

```

* ZTOMAP

```

MS = 53B:  PMAP [RØ$VA1] ← Z; RETURN;

```

* MAPAD

```

MS = 54B:  E1 ← VAL(AD); RETURN;

```

* PSB

```

MS = 55B:  E ← Z$B23;
           XOV ← Z$B22;
           XTOV ← Z$B21;
           XCAR ← Z$B2Ø;
           M940 ← Z$B14; RETURN;

```

* READS

MS = 56B: E1 ← SR; RETURN;

* HROV

MS = 57B: OVFLW ← OV; CARRY ← CY; RETURN;

* ^{SETBB}
~~SBB~~ (Set Bank B)

CFW 22 Feb 73

MS = 60B: BSELECT ← 1; RETURN;

* ^{SETBA}
~~SBA~~ (Set Bank A)

CFW 22 Feb 73

MS = 61B: BSELECT ← 0; RETURN;

* ^{CLEARMAPS (Clear}
~~CLEARMAP~~ (All Maps)

CFW 22 Feb 73

MS = 62B: PMAP[W]SEF ← 1 FOR W ← 0 BY 1 TO 127: RETURN;

* <UNDEFINED>

MS = 63B:

* ODDWORD FETCHES

MS = 64, 65B: 64: FETCH; RETURN;
65: FETCH & HOLD; RETURN;

CFW 22 Feb 73

* ROV

MS = ^{66B}~~65B~~: XTOV ← OV; XOY ← XOY OR OV; XCAR ← CY; RETURN;

* CLEARTOV

MS = 67B: XTOV ← 0; RETURN;

* ABCD0:

MS = 70B: A ← B ← C ← D ← 0; RETURN;

* ^C
X23L0K

MS = 71B: LOCK ← X\$B23; RETURN;

* ^{CLM940}
~~CLEAR~~ M940. (Clear M940)

CFW 22 Feb 73

MS = 72B: M940 ← 0; RETURN;

* CLEAR~~XOV~~XOV

CFW 22 Feb 73

MS = 73B: XO~~V~~V ← ∅; RETURN;

* ^{CLEARMAP}~~COMAP~~ (Clear own map)

MS = 74B: PMAP[W]SEF ← 1 FOR W ← ∅ BY 1 TO 127; RETURN;

* STOP

MS = 75B: STOP ← 1; RETURN;

* <UNDEFINED>

MS = 76B:

* <UNDEFINED>

MS = 77B:

*

*

* Z = ∅

MC = 2B: RETURN(Z=∅);

* Z ≠ ∅

MC = 3B: RETURN(Z≠∅);

* Z < ∅

MC = 4B: RETURN(Z<∅);

* Z ≥ ∅

MC = 5B: RETURN(Z≥∅);

* Z > ∅

MC = 6B: RETURN(Z>∅);

* NZ[15]

MC = 7B: RETURN(Z\$B15=0);

* NZ[16]

MC = 10B: RETURN(Z\$B16=0);

CFW 22 Feb 73

* R0 < 0

MC = 11B: RETURN(R0\$B0=1);

* R0 >= 0

MC = 12B: RETURN(R0\$B0=0);

* Z ≤ 0

MC = 13B: RETURN(Z≤0);

* Z[18]

MC = 14B: RETURN(Z\$B18=1);

* NZ[18]

MC = 15B: RETURN(Z\$B18=0);

* X ≥ 0

MC = 16B: RETURN(X\$B0=0);

* X < 0

MC = 17B: RETURN(X\$B0=1);

* M[1]

MC = 21B: RETURN(M\$B1=1);

* LB = 0 (LB\$B0 thru LB\$B23=0)

MC = 22B: RETURN(LB=0);

* LB \neq \emptyset (LB\$B \emptyset thru LB\$B23 \neq \emptyset)

MC = 23B: RETURN(LB \neq \emptyset);

* R \emptyset [2]

MC = 24B: RETURN(R \emptyset \$B2=1);

* NR \emptyset [2]

MC = 25B: RETURN(R \emptyset \$B2= \emptyset);

* NATLAT (resets upon testing)

MC = 26B: RETURN(ATLAT= \emptyset);

* NSP

MC = 27B: RETURN(RSL1= \emptyset);

* NPROTECT

MC = 30B: RETURN(PROTECT \neq X);

* NFAIL

MC = 31B: RETURN(RSL2= \emptyset);

* NA

MC = 32B: RETURN(A= \emptyset);

* A

MC = 33B: RETURN(A=1);

* B

MC = 34B: RETURN(B=1);

* C

MC = 35B: RETURN(C=1);

```
* ATLAT (resets upon testing)
MC = 36B: RETURN(ATLAT=1);

* OV
MC = 37B: RETURN(XOV=1);

* NM[13]
MC = 40B: RETURN(M$B13=0);

* INTRPT
MC = 41B: RETURN((TO OR RSL1) AND LOCK' OR STEP OR RSL2);

* NLMPE (Not local memory parity error) (Reset upon testing)
MC = 42B: RETURN(LMPE=1);

* M940
MC = 43B: RETURN(M940=1);

* NCMPE (Not central memory parity error) (Reset upon testing)
MC = 44B: RETURN(CMPE=1);

* BP
MC = 45B: RETURN(BREAKPOINT=2);

* XCAR
MC = 46B: RETURN(XCAR=1);

* D
MC = 47B: RETURN(D=1);

* M[5]
MC = 50B: RETURN(M$B5=1);
```

C FW 22 Feb 73

* AORB

MC = 51B: RETURN(AVB=1);

* Z = 4B7

MC = 52B: RETURN(Z=4B7);

* Y < Ø

MC = 53B: RETURN(Y\$BØ=1);

* STINST

MC = 54B: RETURN(M\$OPCODE > 12B AND M\$OPCODE < 20B);

* LAX

MC = 55B: RETURN((Z\$B3=1) ≠ (RØ\$OPCODE=47B));

* RØ[13:23]

(CFW 22 Feb 72)

MC = 56B: RETURN(RØ\$VA2=Ø);

* OVFLW

MC = 57B: RETURN(OVFLW=1);

* NSTEP (Clears upon testing)

MC = 60B: RETURN(STEP=Ø);

* CARRY

MC = 61B: RETURN(CARRY=1);

* ST

MC = 62B: RETURN((RØ\$B2=1) OR (A=1) OR (B=1) OR (D=1));

* MULT

MC = 63B: RETURN(CARRY=RØ\$BØ);

* INTRPT1

MC = 64B: RETURN((TOVRSL1) AND LOCK' OR SL2);

* <UNDEFINED>

MC = 65B:

* RØ[1]

MC = 66B: RETURN(RØ\$B1=1);

* NPROCEED (clears upon testing)

MC = 67B: RETURN(PROCEED=Ø);

* ^{SPANL}
(SP AND NOT LOCK)

CFW 22 Feb 73

MC = 70B: RETURN(RSL1 AND LOCK'=1);

* M[9]

MC = 71B: RETURN(M\$B9=1);

* TO

MC = 72B: RETURN(TO AND LOCK'=1);

* M[Ø]=M[1]

MC = 73B: RETURN(M\$BØ=M\$B1);

* M[4]

MC = 74B: RETURN(M\$B4=1);

* M[13]

MC = 75B: RETURN(M\$B13=1);

* FP

```
MC = 76B: RETURN (E1<4 & 1 IF OVFLW = 1 ELSE
              E1<5 & 1 IF Z = Ø AND LB = Ø ELSE
              E1<6 & 1 IF Z = 4B7 AND LB = Ø ELSE
              Ø IF Z$BØ ≠ Z$B1 ELSE
              E1<1 & 1 IF Z$B1 ≠ Z$B2 ELSE
              E1<2 & 1 IF Z$B2 ≠ Z$B3 ELSE
              E1<3 & 1);
```

* <UNDEFINED>

MC = 77B: