

EISA SPECIFICATION

Version 3.11

DO NOT COPY

BCPR SERVICES, INC.

Copyright © 1989 and 1990 by BCPR Services, Inc.

LIST OF FIGURES (continued)

Figure		Page
69	Bus Master Continuing a Downshift Burst Cycle Without a Bus Timeout	137
70	Centralized Arbitration	138
71	Fixed DMA Priority Arbitration Sequence	140
72	Rotating DMA Priority Arbitration Sequence	141
73	Bus Arbitration Between Two Bus Masters	148
74	Refresh Cycles (Standard and One Wait State)	150
75	ISA Bus Timing, System Timing	158-159
76	ISA Bus Timing, Bus Master Cycles	168
77	ISA Bus Timing, CPU Cycles (Device Perspective)	171-172
78	16- or 32-bit EISA Master and System Timing	183
79	16- or 32-bit EISA Master Assembly/Disassembly Timing	184
80	System Timing (Assembly Cycles)	190
81	16- or 32-bit EISA Slave Timing	191
82	System Timing (COMPRESSED Cycles)	194
83	16- or 32-bit EISA COMPRESSED Cycle - Slave Timing	196
84	Refresh Cycle - Slave Timing	198
85	16- or 32-bit EISA Master Timing, Burst	200
86	16- or 32-bit EISA Slave Timing, Burst	202
87	System DMA Timing	204
88	DMA Device Timing Compatible, Type "A", and Type "B" Memory Read Cycles	205
89	DMA Device Timing Compatible, Type "A", and Type "B" Memory Write Cycles	206
90	DMA Device Timing Burst Memory Read Cycle	210
91	DMA Device Timing Burst Memory Write Cycle	211
92	EISA Connector and Card-edges	216
93	EISA Expansion Board Dimensions	217
94	EISA Expansion Board Card-edge Detail	218
95	16-bit ISA Expansion Board Dimensions	219
96	16-bit ISA Expansion Board Card-edge Detail	220
97	8-bit ISA Expansion Board Dimensions	221
98	8-bit ISA Expansion Board Card-edge Detail	222
99	EISA Expansion Board Mounting Bracket	223
100	EISA Connector Dimensions	224
101	EISA Connector System Board Drill Pattern	225
102	EISA Pinout	227
103	Power-Up Slot Initialization	380-381

The first part of the paper is devoted to a discussion of the general theory of the subject. It is shown that the theory is based on the assumption that the system is in a state of equilibrium. This assumption is justified by the fact that the system is assumed to be in a state of equilibrium. The theory is then applied to the case of a system in a state of equilibrium. It is shown that the theory is in agreement with the experimental results.

The second part of the paper is devoted to a discussion of the general theory of the subject. It is shown that the theory is based on the assumption that the system is in a state of equilibrium. This assumption is justified by the fact that the system is assumed to be in a state of equilibrium. The theory is then applied to the case of a system in a state of equilibrium. It is shown that the theory is in agreement with the experimental results.

The third part of the paper is devoted to a discussion of the general theory of the subject. It is shown that the theory is based on the assumption that the system is in a state of equilibrium. This assumption is justified by the fact that the system is assumed to be in a state of equilibrium. The theory is then applied to the case of a system in a state of equilibrium. It is shown that the theory is in agreement with the experimental results.

The fourth part of the paper is devoted to a discussion of the general theory of the subject. It is shown that the theory is based on the assumption that the system is in a state of equilibrium. This assumption is justified by the fact that the system is assumed to be in a state of equilibrium. The theory is then applied to the case of a system in a state of equilibrium. It is shown that the theory is in agreement with the experimental results.

The fifth part of the paper is devoted to a discussion of the general theory of the subject. It is shown that the theory is based on the assumption that the system is in a state of equilibrium. This assumption is justified by the fact that the system is assumed to be in a state of equilibrium. The theory is then applied to the case of a system in a state of equilibrium. It is shown that the theory is in agreement with the experimental results.

TABLE OF CONTENTS

Foreword	ix
Notational Conventions	x
Units of Measure	xi
1. EISA Overview	1
1.1 Compatibility with ISA	1
1.2 Memory Capacity	1
1.3 Synchronous Data Transfer Protocol	2
1.4 Enhanced DMA Functions	2
1.4.1 32-bit Address Support for DMA Transfers	2
1.4.2 8-, 16- or 32-bit Data Transfers from DMA Devices	3
1.5 Bus Master Capabilities	4
1.6 Data Size Translation	4
1.7 Bus Arbitration	4
1.8 Edge/Level Triggered Interrupts	4
1.9 Automatic System Configuration	5
1.10 EISA Feature/Benefit Summary	6
2. EISA Bus Specification	8
2.1 Signal Descriptions	8
2.1.1 Address and Data Bus Signal Group	8
2.1.2 Data Transfer Control Signal Group	11
2.1.3 Bus Arbitration Signal Group	16
2.1.4 Utility Signal Group	18
2.1.5 Summary of Signals	19
2.1.6 Signal Usage by System, Masters and Slaves	19
2.2 ISA Cycles	23
2.2.1 CPU CYCLES	23
2.2.2 MEMORY SLAVES	25
2.2.3 I/O SLAVES	25
2.2.4 BUS MASTERS	25
2.3 ISA CPU and Bus Master Cycles	27
2.3.1 8-bit Memory Cycles	27
2.3.2 8-bit I/O Cycles	31
2.3.3 16-bit Memory Cycles	35
2.3.4 16-bit I/O Cycles	39
2.4 EISA CPU and Bus Master Cycles	42
2.4.1 Standard Memory and I/O Cycles	42
2.4.2 COMPRESSED Cycles	48
2.4.3 Burst Cycles	50
2.5 DMA Cycles	55
2.5.1 ISA Compatible DMA Cycles: ISA Compatible	55
2.5.2 Type "A" DMA Cycles	63
2.5.3 Type "B" DMA Cycles	68
2.5.4 Burst DMA (Type "C") Cycles	73

**EXTENDED INDUSTRY STANDARD ARCHITECTURE
CONFIDENTIAL INFORMATION OF BCPR SERVICES, INC.**

2.6	Data Bus Translations	79
2.6.1	32-bit EISA Bus Master to 16-bit EISA Slave Transactions	79
2.6.2	16-bit EISA Bus Master to 32-bit EISA Slave Transactions	83
2.6.3	32-bit EISA Bus Master to 16-bit ISA Slave Transactions	83
2.6.4	32-/16-bit EISA Bus Master to 8-bit ISA Slave Transactions	85
2.6.5	16-bit ISA Bus Master to EISA Slaves Transactions	86
2.6.6	32-bit DMA Device to 16-bit EISA Memory Transactions	92
2.6.7	16-bit DMA Device to 32-bit EISA Memory Transactions	93
2.6.8	8-bit DMA Device to 16- or 32-bit EISA Memory Transactions	93
2.6.9	16- or 32-bit DMA Device to 8- or 16-bit ISA Memory Transactions	94
2.7	Locked Cycles	95
2.8	EISA Devices	97
2.8.1	Memory Slaves	97
2.8.2	I/O Slaves	103
2.8.3	Bus Masters	104
2.8.4	Burst Bus Masters	110
2.8.5	Downshift Burst Bus Masters	113
2.8.6	DMA Devices	115
	2.8.6.1 Non-Burst EISA DMA Devices	119
	2.8.6.2 Burst EISA DMA Devices	122
	2.8.6.3 Misaligned DMA Transfers	131
2.8.7	System Board	131
	2.8.7.1 Main Memory Access	131
	2.8.7.2 Back-to-Back I/O Delay	132
	2.8.7.3 Slot-specific I/O	132
	2.8.7.4 I/O Address Decoding	134
2.9	Bus Arbitration	135
2.9.1	System Arbitration Priorities	139
2.9.2	Subsystem Priorities and Latencies	142
2.9.3	EISA Bus Master Arbitration Cycle Descriptions	147
2.10	Memory Refresh	149
2.11	Electrical Specifications	151
2.11.1	Power Consumption	151
2.11.2	DC Characteristics	151
2.11.3	Signal Routing and Capacitive Loading Requirements	154
2.11.4	AC Characteristics	155
	2.11.4.1 ISA-compatible Timing Parameters	156
	2.11.4.2 EISA, DMA, and Refresh Timing Parameters	181
2.12	Mechanical Specifications	213
2.13	EISA Connector and Expansion Board Description	213
	2.13.1 Physical Characteristics	214
	2.13.2 Connector Specifications	215
	2.13.3 Pin Description	226
3.	System Board I/O Control Functions	228
3.1	DMA Description	235
	3.1.1 DMA Controller Overview	235
	3.1.2 DMA Controller Description	236
	3.1.2.1 DMA Master Condition Operation	236
	3.1.2.2 DMA Slave Condition Operation	237

**EXTENDED INDUSTRY STANDARD ARCHITECTURE
CONFIDENTIAL INFORMATION OF BCPR SERVICES, INC.**

3.1.3	DMA Transfer Modes	237
	3.1.3.1 Single Transfer Mode	237
	3.1.3.2 Block Transfer Mode	237
	3.1.3.3 Demand Transfer Mode	238
	3.1.3.4 Cascade Mode	239
3.1.4	Transfer Types	239
3.1.5	Auto Initialize	239
3.1.6	Buffer Chaining	240
3.1.7	Ring Buffers	241
3.1.8	Software Commands	243
3.1.9	DMA Controller Register Descriptions	243
	3.1.9.1 DMA Extended Mode Register	243
	3.1.9.2 Chaining Mode Register	245
	3.1.9.3 Chaining Mode Status Register	247
	3.1.9.4 Channel Interrupt Status Register	247
	3.1.9.5 Address and Word Count Registers	248
	3.1.9.5.1 Base Word Count Register	248
	3.1.9.5.2 Current Word Count Register	249
	3.1.9.5.3 Base Address Register	250
	3.1.9.5.4 Current Address Register	251
	3.1.9.5.5 Address and Word Count Programming	252
	3.1.9.6 DMA Command Register	256
	3.1.9.7 Mode Register	257
	3.1.9.8 Request Register	258
	3.1.9.9 Mask Registers	258
	3.1.9.10 DMA Status Register	260
3.1.10	Supported DMA Transfer Combinations	261
3.2	Interrupt Controller	265
3.2.1	Interrupt Controller I/O Address Map	265
3.2.2	Interrupt Sequence	265
3.2.3	Interrupt Controller Initialization	266
3.2.4	Initialization and Control Registers	268
	3.2.4.1 Initialization Command Word 1 (ICW1)	268
	3.2.4.2 Initialization Command Word 2 (ICW2)	269
	3.2.4.3 Initialization Command Word 3 (ICW3)	270
	3.2.4.4 Initialization Command Word 4 (ICW4)	271
	3.2.4.5 Interrupt Mask Register (OCW1)	271
	3.2.4.6 Operation Control Word 2 (OCW2)	272
	3.2.4.7 Operation Control Word 3 (OCW3)	274
	3.2.4.8 Edge/Level Control Register (ELCR)	275
	3.2.4.9 Interrupt Request Register (IRR)	276
	3.2.4.10 In-Service Register (ISR)	276
3.2.5	End-of-Interrupt	277
	3.2.5.1 End of Interrupt (EOI) Command	277
	3.2.5.2 Automatic End of Interrupt (AEOI)	277
3.2.6	Interrupt Controller Modes	277
	3.2.6.1 Fully Nested Mode	277
	3.2.6.2 Special Fully Nested Mode	278
	3.2.6.3 Fixed Priority Mode	278
	3.2.6.4 Rotating Priority Mode	278
	3.2.6.5 Polled Mode	279
	3.2.6.6 Special Mask Mode	280

**EXTENDED INDUSTRY STANDARD ARCHITECTURE
CONFIDENTIAL INFORMATION OF BCPR SERVICES, INC.**

3.3	Non-Maskable Interrupts (NMI)	281
3.4	Interval Timers	287
3.4.1	Programming the Interval Timers	289
3.4.1.1	Interval Timer Control Word Format	289
3.4.1.2	Counter Operating Modes	290
3.4.1.3	Counter Initial Count Value	291
3.4.2	Monitoring Timer Status	291
3.4.2.1	Counter Read Operation	291
3.4.2.2	Counter Latch Command	292
3.4.2.3	Counter Read-Back Command	292
4.	EISA System Configuration	294
4.1	Devices Supported by Automatic Configuration	295
4.1.1	Expansion Boards	295
4.1.1.1	EISA Expansion Boards	295
4.1.1.2	ISA Expansion Boards	295
4.1.2	System Board	295
4.1.2.1	System Board Peripherals That Use Slot-Specific I/O Space	296
4.1.2.2	System Board Peripherals That Use System Board I/O Space	296
4.1.3	Software Drivers That Require System Resources	296
4.2	Configuration Utility	297
4.3	Configuration Files	298
4.3.1	Configuration File Extensions	298
4.3.2	Expansion Board Identifier (Product ID)	299
4.3.3	I/O Port Initialization Information	299
4.3.4	System Resource Requests	299
4.4	Configuration File Filenames	300
4.5	The Configuration Procedure	301
4.5.1	Configuration File Syntax	301
4.5.2	Symbol Conventions	302
4.5.3	Numerical Value Conventions	303
4.5.4	Keyword and Field Specification Conventions	303
4.6	Configuration File Format	305
4.6.1	Board Identification Block	305
4.6.2	Initialization Information Block	311
4.6.2.1	I/O Port Initialization Statement Block	311
4.6.2.2	Switch Configuration Statement Block	313
4.6.2.3	Jumper Configuration Statement Block	317
4.6.2.4	SOFTWARE(Initialization) Statement Block (Optional)	321
4.6.3	FUNCTION Statement Block	322
4.6.3.1	CHOICE Statement Block	325
4.6.3.2	SUBCHOICE Statement Block	327
4.6.3.3	GROUP Statement Block	331
4.6.4	Resource Description Block	334
4.6.4.1	DMA Channel Description Block	335
4.6.4.2	Interrupt Description Block	338
4.6.4.3	I/O Port Description Block	339
4.6.4.4	Memory Description Block	341
4.6.4.5	INIT Statements	345

**EXTENDED INDUSTRY STANDARD ARCHITECTURE
CONFIDENTIAL INFORMATION OF BCPR SERVICES, INC.**

4.6.5	Resource Group	348
4.6.5.1	LINK Groups	348
4.6.5.2	COMBINE Groups	349
4.6.5.3	Free Groups	351
4.6.6	PORTVAR(j) Variable	352
4.7	System Board Configuration File	353
4.7.1	Board Identification Block	353
4.7.2	System Description Block	353
4.7.3	SLOT Statement Block (Optional)	355
4.8	EISA System ROM Operations	356
4.8.1	EISA System ROM BIOS Routine Calls	356
4.8.1.1	Identify System Board Type	357
4.8.1.2	Read Slot Configuration Information, INT 15h, AH=D8h, AL=00h (or 80h)	358
4.8.1.3	Read Function Configuration Information, INT 15h, AH=0D8h, AL=01h (or 81h)	359
4.8.1.4	Clear Nonvolatile Memory, INT 15h, AH=D8h, AL=02h (or 82h)	368
4.8.1.5	Write Nonvolatile Memory INT 15h, AH=D8h, AL=03h (or 83h)	368
4.8.2	Initializing Nonvolatile Memory	379
4.8.3	Power-up Initialization of EISA Systems	379
4.8.4	Slot Initialization Sequence	380
4.8.5	Error Handling During Slot Initialization	382
4.8.6	Noncacheable Memory Map Initialization	383
4.8.7	Writable Memory Map Initialization	383
4.9	EISA System I/O Address Map	384
4.9.1	Expansion Board Address Decoding	385
4.9.2	Embedded Slot Address Decoding	387
4.9.3	System Board Address Decoding	387
4.10	EISA Product Identifier (ID)	389
4.10.1	EISA System Board ID	390
4.10.2	EISA Expansion Board Product ID	392
4.10.3	EISA Embedded Devices	394
4.11	Expansion Board Control Bits	395
4.12	System Software Use of Configuration Information	397
4.12.1	Slot Search by Product Independent Device Driver	397
4.12.2	Slot Search by a Product Dependent Device Driver	398
4.12.3	Device Driver Initialization for EISA Expansion Boards	399
4.13	Creating TYPEs and SUBTYPEs for Devices	400
4.13.1	TYPE Strings	400
4.13.2	SUBTYPE Strings	401
4.13.3	Standard TYPE Table	402
4.14	Configuration Example	404
4.14.1	Configuration File	404
4.14.2	Read Slot Configuration Information BIOS Routine	408
4.14.3	Read Function Configuration Information BIOS Routine Call	408
4.14.4	Write Nonvolatile Memory BIOS Routine CALL	416
5.	Glossary	420

LIST OF FIGURES

Figure		Page
1	CHRDY "Sample Window"	24
2	Memory Access to 8-bit ISA Slave - Standard Cycle (6 BCLK)	28
3	Memory Access to 8-bit ISA Slave (7 BCLK)	29
4	Memory Access to 8-bit ISA Slave (3 BCLK)	30
5	I/O Access to 8-bit ISA Slave - Standard Cycle (6 BCLK)	32
6	I/O Access to 8-bit ISA Slave (7 BCLK)	33
7	I/O Access to 8-bit ISA Slave (3 BCLK)	34
8	Memory Access to 16-bit ISA Slave - Standard Cycle (3 BCLK)	36
9	Memory Access to 16-bit ISA Slave (6 BCLK)	37
10	Memory Access to 16-bit ISA Slave (2 BCLK)	38
11	I/O Access to 16-bit ISA Slave - Standard Cycle (3 BCLK)	40
12	I/O Access to 16-bit ISA Slave (6 BCLK)	41
13	32-bit Master to 32-bit Slave Memory Read Accesses	45
14	32-bit Master to 32-bit Slave Memory Write Accesses	46
15	Access to EISA Slave - 3 BCLK and Standard (2 BCLK) Cycles	47
16	Access to EISA Slave - COMPRESSED Cycle (1.5 BCLK)	49
17	32-bit Master to 32-bit Slave Burst Read Transfers	52
18	32-bit Master to 32-bit Slave Burst Write Transfers	53
19	Access to EISA Slave - Burst Cycles (With and Without Wait States)	54
20	32-bit DMA Read Transfer from 32-bit Memory - Type "A," "B," and Burst Cycles (No Wait States)	57
21	32-bit DMA Read Transfer from 32-bit Memory - Compatible Cycle (No Wait States)	58
22	32-bit DMA Write Transfer to 32-bit Memory - Type "A," "B," and Burst Cycles (No Wait States)	59
23	32-bit DMA Write Transfer to 32-bit Memory - Compatible Cycle (No Wait States)	60
24	DMA Transfer from Memory Without Conversion - Compatible Cycle: Demand Read	61
25	DMA Transfer to Memory Without Conversion - Compatible Cycle: Demand Write	62
26	DMA Transfer from Memory Without Conversion - Type "A" Cycle: Demand Read	64
27	32-bit DMA Transfer from 16-bit EISA Memory with Conversion - Type "A" Cycle: Read	65
28	DMA Transfer to Memory Without Conversion - Type "A" Cycle Demand: Write	66
29	32-bit DMA Transfer to 16-bit EISA Memory with Conversion - Type "A" Cycle: Write	67
30	DMA Transfer from Memory Without Conversion - Type "B" Cycle Demand Read	69
31	32-bit DMA Transfer from 16-bit EISA Memory with Conversion - Type "B" Cycle: Read	70
32	DMA Transfer to Memory Without Conversion - Type "B" Cycle: Demand Write	71
33	32-bit DMA Transfer to 16-bit EISA Memory with Conversion - Type "B" Cycle Write	72

LIST OF FIGURES (continued)

Figure		Page
34	DMA Transfer from Memory Without Conversion - Burst DMA Cycle: Demand Read	75
35	32-bit DMA Transfer from 16-bit EISA Memory with Conversion - Burst DMA Cycle: Read	76
36	DMA Transfer to Memory Without Conversion - Burst DMA Cycle: Demand Write	77
37	32-bit DMA Transfer to 16-bit EISA Memory with Conversion - Burst DMA Cycle: Write	78
38	32-bit EISA Master to 16-bit EISA Slave Dword Access	82
39	16-bit ISA Master Read from EISA Slave	88
40	16-bit ISA Master Write to EISA Slave	89
41	16-bit ISA Master I/O Read from 16- or 32-bit EISA I/O Slave	90
42	16-bit ISA Master I/O Write to 16- or 32-bit EISA I/O Slave	91
43	LOCK Timing Example	96
44	Memory Slave with Wait States	99
45	BURST EISA Memory Slave with Wait States	100
46	EISA Memory Slave (Burst Cycle) Page Boundary Condition	101
47	EISA Memory Slave (Standard Cycle) NOWS* Asserted	102
48	EISA Bus Master Write Cycle with Data Translation	106
49	EISA Bus Master Preempt During Normal Cycle	107
50	Bus Transfer from Master Control to Float - EISA Cycle (with Wait States)	108
51	Bus Transfer from EISA Control to Float - Translated ISA Cycle	109
52	EISA Bus Master Preempt During Burst Cycle	111
53	Bus Transfer from Master Control to Float - EISA Burst Cycle	112
54	"Downshift" Bus Master Operations	114
55	EISA DMA Device Compatible Write Transfer	116
56	Type "B" EISA DMA Device (Block Memory Write) Transfer Interrupted by DAK* <x>	117
57	BURST EISA DMA Device: Demand Memory Write Negation of DAK* <x> and DRQ <x> in Same Cycle	118
58	Type "B" EISA DMA Device (Demand Memory Read)	120
59	Type "B" EISA DMA Device (Block Memory Write) T-C Asserted by DMA Device	121
60	Burst EISA DMA Device (Demand Memory Write) Wait States on Last Cycle	123
61	Burst EISA DMA Device (Block Memory Read) Page Boundary Condition	124
62	Burst EISA DMA Device (Demand Memory Write)	126
63	Burst EISA DMA Device (Memory Read) Transfer Terminated by Assertion of T-C	127
64	Burst EISA DMA Device T-C Asserted by DMA Device	128
65	Burst EISA DMA Device (Demand Memory Write) DRQ <x> Negated at Wait State	129
66	Burst EISA DMA Device (Block Memory Read) Preemption by Negation of DAK* <x>	130
67	Bus Master: Starting a Normal Cycle Without a Bus Timeout	136
68	Bus Masterf: Continuing a Burst Cycle Without a Bus Timeout	136